Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Satish Batchu

dblp:71/9462 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2011
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 91% Integrated circuit design · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
analog/mixed-signal verification
0.112011
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2011
Electronic design automation › hardware verification and test
formal verification
0.112011
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2011
Electronic design automation
hardware verification and test
0.112011
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2011
Integrated circuit design
analog and mixed-signal circuits
0.012011
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2011

Methods — techniques the papers use, named apart from their topics

zone-based state space exploration · 0.1warping · 0.1labeled hybrid petri nets · 0.1
YearPublicationVenuePosition
2011 Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets
abstract
Mixed-signal designs integrate digital and analog circuits which complicates the already difficult verification problem. This paper presents a model, labeled hybrid Petri nets (LHPNs), that is developed to model this heterogeneous set of components. To support formal verification, this paper presents an efficient zone-based state space exploration algorithm for LHPNs. This algorithm uses a process known as warping which allows zones to describe continuous variables changing at variable rates. Finally, this paper describes the application of this algorithm to analog/mixed-signal circuit examples.
Scott Little, David Walter, Chris J. Myers, Robert A. Thacker, Satish Batchu, Tomohiro Yoneda
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.5