Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ville Lappalainen

dblp:74/3159 · DBLP profile ↗
← Back
7ranked-venue papers
3as first author
0since 2021 · last 2005
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Graphics, computer vision, multimedia, augmented reality and games · 6 · 3 first-authorComputer networks · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer graphics and multimedia
1 paper
Image and video coding · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 50% Performance modeling and evaluation · 50%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › SIMD
SIMD instructions
0.011998
Performance Analysis of Intel MMX Technology for an H.263 Video H.263 Video Encoder · ACM Multimedia 1998
Performance modeling and evaluation
workload characterization
0.011998
Performance Analysis of Intel MMX Technology for an H.263 Video H.263 Video Encoder · ACM Multimedia 1998

Methods — techniques the papers use, named apart from their topics

SIMD optimization · 0.0
YearPublicationVenuePosition
2005 A Method for Designing High-Radix Multiplier-Based Processing Units for Multimedia Applications
abstract
Multifunctional architecture for video and image processing (MAVIP) to be used in multimedia systems are proposed. MAVIP is a family of reconfigurable architectures derived from a single high-radix (4, 8, or 16) multiplier structure where: a) the list of potential partial products obtained at the first stage of multiplication may be reused; b) pipeline stages may be parallelised at different level to achieve required clock frequency and to improve balancing between these stages; and c) interconnections between the operational blocks may be multiplexed to make the structure multifunctional and to allow reusing basic multiplier blocks. The same device may operate either as a programmable processing unit with digital signal processor-specific operations or as a reconfigurable ASIC. Being small, MAVIP indicates competitive performance in video coding applications.
David Guevorkian, Aki Launiainen, Ville Lappalainen, Petri Liuha, Konsta Punkka
IEEE Trans. Circuits Syst. Video Technol.3
2003 Comparison of video protection methods for wireless networks
Olli Lehtoranta, Jukka Suhonen, Marko Hännikäinen, Ville Lappalainen, Timo Hämäläinen 0001
Signal Process. Image Commun.4
2003 Complexity of optimized H.26L video decoder implementation
abstract
An analysis of computational complexity is presented for an H.26L video decoder, based on extensive experiments on a general-purpose processor. In addition, platform-independent techniques to optimize an H.26L decoder implementation are given. Comparisons are carried out between our highly optimized version of H.26L, the public reference implementation of H.26L, and a highly optimized H.263+ implementation. Both QCIF and CIF-sized image sequences are used. The results show that with equal visual quality, the bit-rate savings range from 28% to 58%, while the frame decoding speed of H.26L is about 11% better than that of a highly optimized H.263+.
Ville Lappalainen, Antti Hallapuro, Timo Hämäläinen 0001
IEEE Trans. Circuits Syst. Video Technol.1
2002 Overview of research efforts on media ISA extensions and their usage in video coding
abstract
This paper summarizes the results of over 25 research groups or individual researchers that have presented video coding implementations on general-purpose processors with the new single instruction multiple data media instruction set architecture extensions. The extensions are introduced and the fundamentals for extensions, as well as some inherent problems, are explained. The reported attempts to utilize the extensions are divided into kernel- and application-level, as well as platform dependent and independent optimizations. Optimized applications include, in addition to some proprietary methods, all of the major video coding standards such as H.261, H.263, MPEG-4, MPEG-1, and MPEG-2. These optimized implementations include a complete video codec, several decoders, and several encoders. Additionally, a performance comparison is given for four representative encoder implementations based on the reported results. Also included is an overview of future trends for new instructions and architectural speed-up techniques.
Ville Lappalainen, Timo Hämäläinen 0001, Petri Liuha
IEEE Trans. Circuits Syst. Video Technol.1
2001 Performance analysis of low bit rate H.26L video encoder
abstract
A new video encoder proposal, H.26L, is compared against H.263 and H.263+. In the comparison, both computational complexity and compression performance are analyzed. Moreover, the trade-off possibilities between the complexity and compression performance within H.26L are presented. Experimental comparisons with H.263 and H.263+ show that H.26L reduces the output bit rate about 30% with the same quality. The computation time increases about three times compared to H.263 and leads into the encoding speed of 3-6 fps for QCIF sequences on a 400 MHz Pentium III processor. Realtime operation can be achieved by applying additional, algorithmic and platform-specific optimizations.
Antti Hallapuro, Ville Lappalainen, Timo Hämäläinen 0001
ICASSP2
2001 QoS evaluation of 3G-324M mobile videophones over WCDMA networks
Igor D. D. Curcio, Ville Lappalainen, A. Miraj-E-Mostafa
Comput. Networks2
1998 Performance Analysis of Intel MMX Technology for an H.263 Video H.263 Video Encoder
abstract
Article Free Access Share on Performance analysis of Intel MMX technology for an H.263 video H.263 video encoder Author: Ville Lappalainen Nokia Research Center, Speech and Audio Systems Laboratory, P.O. Box 100, FIN-33721 Tampere, Finland Nokia Research Center, Speech and Audio Systems Laboratory, P.O. Box 100, FIN-33721 Tampere, FinlandView Profile Authors Info & Claims MULTIMEDIA '98: Proceedings of the sixth ACM international conference on MultimediaSeptember 1998 Pages 309–314https://doi.org/10.1145/290747.290787Online:01 September 1998Publication History 7citation563DownloadsMetricsTotal Citations7Total Downloads563Last 12 Months12Last 6 weeks1 Get Citation AlertsNew Citation Alert added!This alert has been successfully added and will be sent to:You will be notified whenever a record that you have chosen has been cited.To manage your alert preferences, click on the button below.Manage my AlertsNew Citation Alert!Please log in to your account Save to BinderSave to BinderCreate a New BinderNameCancelCreateExport CitationPublisher SiteeReaderPDF
Ville Lappalainen
ACM Multimedia1