Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Pedro Malagón

dblp:83/6233 · DBLP profile ↗
← Back
11ranked-venue papers
0as first author
2since 2021 · last 2021
0000-0002-8167-508XORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 4Security and privacy · 4 · 1 since 2021Systems, architecture and hardware · 1 · 1 since 2021Databases, data management, data science and information retrieval · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
2 papers
Hardware security and side channels · 80% Network security · 20%
Computer networks
1 paper
Software-defined and programmable networks · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Reconfigurable computing and FPGAs · 100%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › microarchitectural attacks
cache attacks
0.412020
RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks · USENIX Security Symposium 2020
Hardware security and side channels
cache replacement policy
0.412020
RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks · USENIX Security Symposium 2020
Hardware security and side channels
microarchitectural attacks
0.412020
RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks · USENIX Security Symposium 2020
Software-defined and programmable networks › programmable data plane
p4
0.312018
Hardware-Accelerated Firewall for 5G Mobile Networks · ICNP 2018
Software-defined and programmable networks
programmable data plane
0.312018
Hardware-Accelerated Firewall for 5G Mobile Networks · ICNP 2018
Network security
firewall
0.312018
Hardware-Accelerated Firewall for 5G Mobile Networks · ICNP 2018
Reconfigurable computing and FPGAs
FPGA accelerator
0.112018
Hardware-Accelerated Firewall for 5G Mobile Networks · ICNP 2018

Methods — techniques the papers use, named apart from their topics

p4 · 1.0FPGA · 1.0cache replacement policy abuse · 0.4
YearPublicationVenuePosition
2021 Aim, Wait, Shoot: How the CacheSniper Technique Improves Unprivileged Cache Attacks
abstract
Microarchitectural side channel attacks have been very prominent in security research over the last few years. Caches proved to be an outstanding side channel, as they provide high resolution and generic cross-core leakage. All major cryptographic libraries provide countermeasures to hinder key extraction via cross-core cache attacks by now. In this paper, we analyze implementations protected by prefetch-based countermeasures aimed at preventing well-known cache attacks, and highlight the circumstances causing them to remain vulnerable. Further, we craft a novel attack technique that precisely synchronizes the attacking and the victim processes, enabling the attacking process to evict the target data from the cache at the desired instants. One key improvement of our approach is that it provides unprivileged attackers with a method to remove specific data from the cache with a single memory access and in absence of shared memory by leveraging the transient capabilities of TSX and relying on the L3 replacement policy. We show the feasibility of our approach by extracting an RSA key from the latest wolfSSL library and an AES key from the T-Table and S-Box implementations included in OpenSSL with CacheSniper. Both libraries implement prefetch-based methods as a protection against cache attacks.
Samira Briongos, Ida Bruhns, Pedro Malagón, Thomas Eisenbarth 0001, José Manuel Moya
EuroS&P3
2021 The Constant Multiplier FFT
abstract
In this paper, we present a new fast Fourier transform (FFT) hardware architecture called constant multiplier (CM) FFT. Whereas rotators in previous architectures must rotate among several different angles, the CM FFT exploits the use of constant multipliers to calculate the rotations. The paper explores the 4-parallel and 8-parallel radix-2 CM FFT, which calculates the FFT entirely by using constant multipliers. Later, radices 2kare presented, with emphasis in radix-24and radix-25as the best alternatives. Experimental results for a 1024-point radix-25CM FFT show that the proposed approach reduces the number of block random-access memories (BRAM) and digital signal processing (DSP) slices with respect to previous approaches, while achieving the highest clock frequency for a 4-parallel FFT architecture on field-programmable gate arrays (FPGAs) reported so far.
Mario Garrido, Pedro Malagón
IEEE Trans. Circuits Syst. I Regul. Pap.2
2020 RELOAD+REFRESH: Abusing Cache Replacement Policies to Perform Stealthy Cache Attacks
Samira Briongos, Pedro Malagón, José Manuel Moya, Thomas Eisenbarth 0001
USENIX Security Symposium2
2019 P4-NetFPGA-based network slicing solution for 5G MEC architectures
abstract
Network Slicing is one of the fundamental capabilities of the new Fifth-generation (5G)networks. It is defined as several logical networks that are created to fulfil specific Quality of Service (QoS)and Quality of Experience (QoE)requirements and are available over the same physical infrastructure. This paper proposes a novel extension to P4-NetFPGA framework to achieve network slicing between different 5G users in the edge-to-core network segment. This solution provides hardware-isolation of the performance in terms of bandwidth, latency and packet loss of 5G network traffic. The work proposed has been validated in a real 5G infrastructure.
Ruben Ricart-Sanchez, Pedro Malagón, José M. Alcaraz Calero, Qi Wang 0001
ANCS2
2018 CacheShield: Detecting Cache Attacks through Self-Observation
abstract
Microarchitectural attacks pose a great threat to any code running in parallel to other untrusted processes. Especially in public clouds, where system resources such as caches are shared across several tenants, microarchitectural attacks remain an unsolved problem. Cache attacks rely on evictions by the spy process, which alter the execution behavior of the victim process. Similarly, all attacks exploiting shared resource access will influence these resources, thereby influencing the process they are targeting. We show that hardware performance events reveal the presence of such attacks. Based on this observation, we propose CacheShield, a tool to protect legacy code by self-monitoring its execution and detecting the presence of microarchitectural attacks. CacheShield can be run by users and does not require alteration of the OS or hypervisor, while previously proposed software-based countermeasures require cooperation from the hypervisor. Unlike methods that try to detect malicious processes, our approach is lean, as only a fraction of the system needs to be monitored. It also integrates well into today's cloud infrastructure, as concerned users can opt to use CacheShield without support from the cloud service provider. Our results show that CacheShield detects attacks fast, with high reliability, and with few false positives, even in the presence of strong noise.
Samira Briongos, Gorka Irazoqui Apecechea, Pedro Malagón, Thomas Eisenbarth 0001
CODASPY3
2018 Hardware-Accelerated Firewall for 5G Mobile Networks
abstract
The evolution from the current Fourth-Generation (4G) networks to the emerging Fifth-Generation (5G) technologies implies significant changes in the architecture and poses demanding requirements on network infrastructures. One of the Key Performance Indicators (KPIs) in 5G is to ensure a secure network with zero downtime. In this paper, we focus on the provisioning of protection capabilities for 5G infrastructures. Our objective is to implement a new 5G firewall that allows the detection, differentiation and selective blocking of 5G network traffic in the edge-to-core network segment of a 5G infrastructure, using a hardware-accelerated framework based on Field Programmable Gate Arrays (FPGA), developed using the P4 language. The proposed 5G firewall has been prototyped with the new capabilities proposed empirically validated.
Ruben Ricart-Sanchez, Pedro Malagón, José M. Alcaraz Calero, Qi Wang 0001
ICNP2
2018 Applying Cost-Sensitive Classifiers with Reinforcement Learning to IDS
Roberto Blanco, Juan J. Cilla, Samira Briongos, Pedro Malagón, José Manuel Moya
IDEAL (1)4
2018 Towards an FPGA-Accelerated programmable data path for edge-to-core communications in 5G networks
Ruben Ricart-Sanchez, Pedro Malagón, Pablo Salva-Garcia, Enrique Chirivella-Perez, Qi Wang 0001, José M. Alcaraz Calero
J. Netw. Comput. Appl.2
2013 Bio-inspired enhancement of reputation systems for intelligent environments
Zorana Bankovic, David Fraga 0001, José Manuel Moya, Juan Carlos Vallejo, Pedro Malagón, Álvaro Araujo, Juan-Mariano de Goyeneche, Elena Romero, Javier Blesa, Daniel Villanueva, Octavio Nieto-Taladriz
Inf. Sci.5
2011 Holistic Solution for Confining Insider Attacks in Wireless Sensor Networks Using Reputation Systems Coupled with Clustering Techniques
abstract
The most serious obstacle in further proliferation of wireless sensor networks is their low level of security, where the insider attacks are the most challenging issue. In this work we propose a holistic solution for detecting and confining insider attacks that couples reputation systems with clustering techniques, namely unsupervised genetic lgorithm and self-organizing maps, trained for detecting outliers in data. The novelty of this work is the redundancy in detecting agents, their evaluation based on the majority voting and the calculation of the reputation as the average value, which makes it more robust to different attack scenarios and their parameter variations. The algorithms use the feature space based on sequences of sensor outputs (both temporal and spatial), as well as the routing paths used to forward the data to the base station, and designed with the idea of introducing the ability to detect a wide range of attacks. The solution performs both attack detection and recovery from attacks, and it offers many benefits: scalable solution, fast response to adversarial activities, ability to detect unknown attacks, high adaptability and high ability in detecting and confining attacks.
Zorana Bankovic, José Manuel Moya, Juan Carlos Vallejo, David Fraga 0001, Pedro Malagón
TrustCom5
2011 Improving security in WMNs with reputation systems and self-organizing maps
Zorana Bankovic, David Fraga 0001, José Manuel Moya, Juan Carlos Vallejo, Pedro Malagón, Álvaro Araujo, Juan-Mariano de Goyeneche, Elena Romero, Javier Blesa, Daniel Villanueva, Octavio Nieto-Taladriz
J. Netw. Comput. Appl.5