Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Constanze Hofstoetter

dblp:85/5794 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 67% Integrated circuit design · 33%
Artificial intelligence
1 paper
Robot navigation and mapping · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › analog and mixed-signal circuits
analog VLSI
0.012004
The Cerebellum Chip: an Analog VLSI Implementation of a Cerebellar Model of Classical Conditioning · NIPS 2004
Emerging computing paradigms
neuromorphic computing
0.012004
The Cerebellum Chip: an Analog VLSI Implementation of a Cerebellar Model of Classical Conditioning · NIPS 2004
Emerging computing paradigms
neuromorphic hardware
0.012004
The Cerebellum Chip: an Analog VLSI Implementation of a Cerebellar Model of Classical Conditioning · NIPS 2004

Methods — techniques the papers use, named apart from their topics

classical conditioning model · 0.1analog VLSI · 0.1
YearPublicationVenuePosition
2004 The Cerebellum Chip: an Analog VLSI Implementation of a Cerebellar Model of Classical Conditioning
abstract
We present a biophysically constrained cerebellar model of classical conditioning, implemented using a neuromorphic analog VLSI (aVLSI) chip. Like its biological counterpart, our cerebellar model is able to control adaptive behavior by predicting the precise timing of events. Here we describe the functionality of the chip and present its learning performance, as evaluated in simulated conditioning experiments at the circuit level and in behavioral experiments using a mobile robot. We show that this aVLSI model supports the acquisition and extinction of adaptively timed conditioned responses under real-world conditions with ultra-low power consumption.
Constanze Hofstoetter, Manuel Gil, Kynan Eng, Giacomo Indiveri, Matti Mintz, Jörg Kramer, Paul F. M. J. Verschure
NIPS1