Vi Cuong Chan

Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

? Tutorial for this page

Demo Data from VLDB 2026 / reviewers in the wild / expert

dblp:88/6052 · DBLP profile ↗

← Back

1ranked-venue papers

1as first author

0since 2021 · last 1996

—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems

1 paper

Reconfigurable computing and FPGAs · 50% Electronic design automation · 50%

Topics — the 4 heaviest of 4, each with the papers that count most for it

Topic	Papers	Last	Evidence papers
Electronic design automation › multi-objective optimization area-time tradeoff	1	1996	Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays · FPGA 1996
Reconfigurable computing and FPGAs FPGA architecture	1	1996	Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays · FPGA 1996
Reconfigurable computing and FPGAs › FPGA architecture hierarchical FPGA	1	1996	Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays · FPGA 1996
Electronic design automation physical design	1	1996	Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays · FPGA 1996

Year	Publication	Venue	Position
1996	Area-Speed Tradeoffs for Hierarchical Field-Programmable Gate Arrays abstract No abstract available. Vi Cuong Chan, David M. Lewis	FPGA	1