Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jonathan Sandberg

dblp:89/2802 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1994
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 56% Parallel and multicore computing · 28% Memory systems · 17%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Interconnection networks and networks-on-chip › network interface
memory-mapped network interface
0.011994
Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer · ISCA 1994
Parallel and multicore computing › parallel programming models
message passing
0.011994
Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer · ISCA 1994
Interconnection networks and networks-on-chip
network interface
0.011994
Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer · ISCA 1994
Memory systems › virtual memory management
memory mapping
0.011994
Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer · ISCA 1994
Memory systems › memory management
virtual memory
0.011994
Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer · ISCA 1994

Methods — techniques the papers use, named apart from their topics

prototyping · 0.0performance evaluation · 0.0
YearPublicationVenuePosition
1994 Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer
abstract
The network interfaces of existing multicomputers require a significant amount of software overhead to provide protection and to implement message passing protocols. The authors describe the design of a low-latency, high-bandwidth, virtual memory-mapped network interface for the SHRIMP multicomputer project at Princeton University. Without sacrificing protection, the network interface achieves low latency by using virtual memory mapping and write-latency hiding techniques, and obtains high bandwidth by providing a user-level block data transfer mechanism. The authors have implemented several message passing primitives in an experimental environment, demonstrating that their approach can reduce the message passing overhead to a few user-level instructions.>
Matthias A. Blumrich, Kai Li 0001, Richard Alpert, Cezary Dubnicki, Edward W. Felten, Jonathan Sandberg
ISCA6