Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jun Xu 0037

dblp:90/514-37 · DBLP profile ↗
← Back
6ranked-venue papers
0as first author
6since 2021 · last 2026
0000-0003-1494-8129ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 since 2021Computer networks · 3 · 3 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
4 papers
Distributed systems · 22% Storage systems · 20% Performance modeling and evaluation · 19%
Computer networks
2 papers
Datacenter networks · 56% Transport protocols and congestion control · 44%

Topics — the 16 heaviest of 17, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Datacenter networks
load balancing
1.012026
UDMP: Unified Delay-Driven Multipath Protocol for AI Clusters · IEEE Trans. Netw. 2026
Transport protocols and congestion control
multipath transport
1.012026
UDMP: Unified Delay-Driven Multipath Protocol for AI Clusters · IEEE Trans. Netw. 2026
Storage systems › storage architecture › block storage
cloud block storage
1.012026
The Design of Trillion-scale SSD-based Indexing with Deterministic Latency for Cloud Block Storage · ACM Trans. Storage 2026
High-performance computing
collective communication
1.012026
Rail: ReArranging Inter-GPU Links for GPU-Centric Clusters · IEEE Trans. Netw. 2026
Parallel and multicore computing › load balancing
communication load balancing
1.012026
Rail: ReArranging Inter-GPU Links for GPU-Centric Clusters · IEEE Trans. Netw. 2026
GPUs and heterogeneous computing
GPU communication
1.012026
Rail: ReArranging Inter-GPU Links for GPU-Centric Clusters · IEEE Trans. Netw. 2026
Distributed systems
coded computation
0.812024
Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis · IEEE Trans. Commun. 2024
Performance modeling and evaluation
delay analysis
0.812024
Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis · IEEE Trans. Commun. 2024
Performance modeling and evaluation › network performance analysis
end-to-end delay bounds
0.812024
Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis · IEEE Trans. Commun. 2024
Distributed systems › distributed data processing
straggler mitigation
0.812024
Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis · IEEE Trans. Commun. 2024
Indexing and storage engines
key-value store
0.312026
The Design of Trillion-scale SSD-based Indexing with Deterministic Latency for Cloud Block Storage · ACM Trans. Storage 2026
Datacenter networks
RDMA
0.312026
Rail: ReArranging Inter-GPU Links for GPU-Centric Clusters · IEEE Trans. Netw. 2026
Distributed systems › distributed machine learning
distributed training
0.312026
UDMP: Unified Delay-Driven Multipath Protocol for AI Clusters · IEEE Trans. Netw. 2026
Storage systems › flash and SSD
solid-state drive
0.312026
The Design of Trillion-scale SSD-based Indexing with Deterministic Latency for Cloud Block Storage · ACM Trans. Storage 2026
Storage systems › flash and SSD › solid-state drive
zoned namespace SSD
0.312026
The Design of Trillion-scale SSD-based Indexing with Deterministic Latency for Cloud Block Storage · ACM Trans. Storage 2026
Parallel and multicore computing
task scheduling
0.212024
Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis · IEEE Trans. Commun. 2024

Methods — techniques the papers use, named apart from their topics

topology-aware routing · 2.0token pool · 2.0static data layout · 2.0load distributing strategy · 2.0i/o speculation · 2.0i/o scheduling · 2.0delay-gradient · 2.0purging and non-purging coded computing schemes · 0.8closed-form delay bounds · 0.8
YearPublicationVenuePosition
2026 UDMP: Unified Delay-Driven Multipath Protocol for AI Clusters
abstract
Distributed AI model training generates bursty, low-entropy elephant flows that challenge existing single-path transport protocols in multi-stage Clos networks, leading to congestion and inefficiency. Multipath transport emerges as a promising solution, leveraging multiple paths to balance traffic and enhance resilience. However, current multipath RDMA solutions suffer from scalability, congestion control, and load-balancing inefficiencies. This paper introduces Unified Delay-driven Multipath Protocol (UDMP), a novel approach that co-designs congestion control and load balancing using network delay as a unified signal. UDMP employs delay-gradient-based congestion control to precisely resolve unavoidable congestion. Moreover, UDMP leverages delay-assisted load balancing to shift traffic across paths with minimal latency adaptively, maintaining throughput when encountering avoidable congestion. A novel Token Pool design integrates these components, eliminating per-path state overhead while achieving fine-grained traffic distribution. Implementations on DPDK and NS3 demonstrate that UDMP achieves up to 2x higher throughput and reduces flow completion times by up to 30% compared to state-of-the-art methods like MPRDMA and QP-Scaling. These results highlight UDMP’s effectiveness in meeting the stringent performance requirements of modern distributed AI training workloads.
Chengyuan Huang, Zhengqi Cui, Jun Xu 0037, Zhaochen Zhang, Li Wang 0110, Peirui Cao, Zhongming Ji, Jilei Chen, Shengju Zhang, Lingkun Meng, Ahmed M. Abdelmoniem, Fu Xiao 0001, Wan-Chun Dou, Guihai Chen, Keqiang He, Chen Tian 0001
IEEE Trans. Netw.3
2026 Rail: ReArranging Inter-GPU Links for GPU-Centric Clusters
abstract
In modern GPU-centric clusters, large-scale AI training relies on two distinct communication domains: a high-bandwidth intra-node domain using proprietary interconnects (e.g., NVLink), and a scale-out inter-node network domain (e.g., RDMA). We observe that the widely-used ring algorithm, often create a significant load imbalance across these domains. This leads to the counter-intuitive scenario where the expensive, high-bandwidth intra-node domain becomes a performance bottleneck, while the inter-node network remains underutilized. This inefficiency is further exacerbated by the disparity in bandwidth provisioning: inter-node network bandwidth is generally more cost-effective and accessible, whereas intra-node bandwidth is often proprietary and more costly to scale. To address this fundamental imbalance, we propose RAIL, aimed at resolving the intra-node bottleneck by strategically rearranging inter-GPU communication paths. This rebalancing ensures that traffic loads are appropriately matched with the distinct transmission capabilities of each domain, thereby maximizing overall communication performance. RAIL incorporates a Load Distributing Strategy (LDS) that can accurately partition physical nodes into logical nodes based on the a transmission capabilities of both domains, shifting excess traffic from the overloaded intra-node domain to the underutilized network domain. Additionally, the Intra-Rail Strategy (IRS) leverages topological characteristics to ensure optimal communication paths through the network domain between logical nodes. Our evaluation demonstrates that RAIL effectively mitigates congestion and achieves a 30.7% average increase in collective communication bus bandwidth compared to the widely-used NCCL solution.
Haixin Nan, Jun Xu 0037, Peirui Cao, Zhaochen Zhang, Yizhi Wang 0004, Zhehao Lin, Yuhang Li 0002, Chengyuan Huang, Xiaohu Xu, Zhongming Ji, Shengju Zhang, Lingkun Meng, Rong Gu 0001, Guihai Chen, Chen Tian 0001
IEEE Trans. Netw.2
2026 The Design of Trillion-scale SSD-based Indexing with Deterministic Latency for Cloud Block Storage
abstract
Cloud block storage (CBS) provides virtual disks with block-level accessibility. The petabyte-scale CBS systems maintain trillions of block-mapping key-value entries as metadata to track the storage location of each virtual block. Although SSD-based KV stores have been widely adopted in cloud systems for their high efficiency and durability, current SSD-based schemes face significant challenges in achieving deterministic access latency for latency-sensitive metadata services. Our experimental observations indicate that the substantial long-tail latency is primarily caused by (1) I/O blocking due to internal tasks of SSDs including modern Zone Namespace SSDs; and (2) additional disk I/Os when querying high-level indexes across memory and SSDs under memory-constrained environments. In this article, we propose an SSD-based SIndex to store trillions of block-mapping entries for latency-critical cloud block storage, which performs comprehensive latency optimization across storage I/O scheduling and high-level indexing. To prevent long-tail I/Os while avoiding intrusive device modifications, SIndex introduces an inter-SSD I/O scheduling mechanism based on read/write separation and SSD state transitions, which mitigates latency fluctuations induced by garbage collection on conventional SSDs and zone operations on Zone Namespace SSDs. Additionally, SIndex employs opportunistic I/O speculation and a concurrent request balancing mechanism to reduce read disturbance and I/O contention. To query the storage location of targeted block-mapping entries with bounded latency, SIndex proposes a memory-efficient high-level index incorporates with a static data layout, preventing time-consuming disk lookups by keeping the index in memory. We evaluate the SIndex prototype using a variety of benchmarks and real-world traces on commodity SSDs. The results demonstrate that SIndex outperforms RocksDB and other approaches by up to 11.4× in tail latency, keeping the 99.99th-percentile latency below 400 μs.
Shucheng Wang, Zhandong Guo, Kaiye Zhou, Jun Xu 0037, Qiang Cao 0001
ACM Trans. Storage4
2024 ParaCkpt: Heterogeneous Multi-Path Checkpointing Mechanism for Training Deep Learning Models
abstract
Training large deep learning models is extremely computationally intensive and time-consuming; therefore, it relies on checkpointing mechanisms to save snapshots promptly, ensuring rapid recovery from a myriad of failures. Existing checkpointing approaches save snapshots to either CPU memory or storage, overlooking their aggregated I/O capability. In this paper, we propose a heterogeneous multi-path checkpointing mechanism, ParaCkpt, to make full use of both PCle-bandwidth and I/O capability of memory and storage to accelerate check-pointing. ParaCkpt first identifies multiple paths for GPUs to CPU memory, local and remote storages, and determines their available bandwidths. Then, ParaCkpt strategically partitions the training model states into a set of path-based shards and drains them from GPUs to the memory and storage in parallel. Moreover, ParaCkpt employs a two-stage persistence strategy to flush in-memory shards to local SSDs in the background, and then stores local shards using compression to remote storage. Finally, ParaCkpt maintains global snapshots distributed across memory and storage, enabling rapid recovery via the multi-path way. We evaluate ParaCkpt with various real-world deep learning models. ParaCkpt outperforms native Pytorch and state-of-the-art asynchronous checkpointing approaches by up to 96 x and 2.3 x in throughput, respectively.
Shucheng Wang, Qiang Cao 0001, Kaiye Zhou, Jun Xu 0037, Zhandong Guo, Jiannan Guo 0001
ICCD4
2024 SIndex: An SSD-based Large-scale Indexing with Deterministic Latency for Cloud Block Storage
abstract
The Solid State Drives (SSD) based key-value stores face significant challenges in achieving deterministic access latency. We experimentally observe the long-tail latency is mainly caused by I/O blocking induced by SSD’s internal tasks. In this paper, we propose an SSD-based SIndex to store hundreds of billions of block-mapping entries for the latency-critical cloud block storage. To hide the latency fluctuations induced by garbage collection and buffer flushing, SIndex proposes an inter-SSD I/O scheduling based on read/write separation and SSD state transition, while adopting opportunistic request speculation and balancing mechanism to mitigate read disturbance and I/O contention. Moreover, SIndex introduces a write-staging buffer cache and a two-stage sync mechanism to preferentially buffer updated data before synchronizing them to SSDs. We evaluate the SIndex prototype with a variety of benchmarks and real-world traces on commodity SSDs. SIndex is demonstrated to outperform RocksDB and other approaches by up to 11.2 × in tail latency without affecting the throughput performance.
Shucheng Wang, Kaiye Zhou, Zhandong Guo, Qiang Cao 0001, Jun Xu 0037, Jie Yao 0001
ICPP5
2024 Multiple-Task Coded Computing for Distributed Computation Framework: Modeling and Delay Analysis
abstract
Coded computing has received significant attention thanks to its advantage in alleviating the straggler effect in distributed computation framework, which would be one of the key fundamental techniques to enable the distributed and decentralized network architectures towards 5G-advanced and 6G era. Specifically, considering the scenario that multiple tasks randomly arrive at the network, the additional task queuing makes the delay analysis of coded computing more challenging. In this paper, we consider the impacts of task queuing and characterize the end-to-end delay for coded computing systems under the multi-task scenario. To this end, we first model the end-to-end coded computing system. Then, based on the redundant task processing strategies, we consider both purging and non-purging coded computing schemes. Although the expected end-to-end delay for both schemes are intractable, we obtain closed-form expressions for their respective lower and upper bounds, which generalizes the delay results of the single-task scenario. Moreover, we show that the multi-task coded computing has a coding gain of Θ(logn) wherendenotes the number of worker nodes, even with task queues considered. Simulation results verify the accuracy of the derived delay bounds and show the effectiveness of coded computing in the multi-task scenario.
Zhongming Ji, Li Chen 0015, Hongguang Fu, Xinghua Zhao, Jun Xu 0037, Lingkun Meng
IEEE Trans. Commun.5