Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Do-Heon Lee

dblp:92/5635 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2015
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Storage systems · 67% Memory systems · 33%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
non-volatile memory
0.212015
A New Memory-Disk Integrated System with HW Optimizer · ACM Trans. Archit. Code Optim. 2015
Storage systems
non-volatile memory storage
0.212015
A New Memory-Disk Integrated System with HW Optimizer · ACM Trans. Archit. Code Optim. 2015
Storage systems › data reduction
write reduction
0.212015
A New Memory-Disk Integrated System with HW Optimizer · ACM Trans. Archit. Code Optim. 2015
Operating systems › resource management › memory management
virtual memory
0.112015
A New Memory-Disk Integrated System with HW Optimizer · ACM Trans. Archit. Code Optim. 2015

Methods — techniques the papers use, named apart from their topics

hardware-software co-design · 0.4buffer management · 0.4
YearPublicationVenuePosition
2015 A New Memory-Disk Integrated System with HW Optimizer
abstract
Current high-performance computer systems utilize a memory hierarchy of on-chip cache, main memory, and secondary storage due to differences in device characteristics. Limiting the amount of main memory causes page swap operations and duplicates data between the main memory and the storage device. The characteristics of next-generation memory, such as nonvolatility, byte addressability, and scaling to greater capacity, can be used to solve these problems. Simple replacement of secondary storage with new forms of nonvolatile memory in a traditional memory hierarchy still causes typical problems, such as memory bottleneck, page swaps, and write overhead. Thus, we suggest a single architecture that merges the main memory and secondary storage into a system called a Memory-Disk Integrated System (MDIS). The MDIS architecture is composed of a virtually decoupled NVRAM and a nonvolatile memory performance optimizer combining hardware and software to support this system. The virtually decoupled NVRAM module can support conventional main memory and disk storage operations logically without data duplication and can reduce write operations to the NVRAM. To increase the lifetime and optimize the performance of this NVRAM, another hardware module called a Nonvolatile Performance Optimizer (NVPO) is used that is composed of four small buffers. The NVPO exploits spatial and temporal characteristics of static/dynamic data based on program execution characteristics. Enhanced virtual memory management and address translation modules in the operating system can support these hardware components to achieve a seamless memory-storage environment. Our experimental results show that the proposed architecture can improve execution time by about 89% over a conventional DRAM main memory/HDD storage system, and 77% over a state-of-the-art PRAM main memory/HDD disk system with DRAM buffer. Also, the lifetime of the virtually decoupled NVRAM is estimated to be 40% longer than that of a traditional hierarchy based on the same device technology.
Do-Heon Lee, Su-Kyung Yoon, Jung-Geun Kim, Charles C. Weems, Shin-Dug Kim
ACM Trans. Archit. Code Optim.1
2014 Designing virtual accessing adapter and non-volatile memory management for memory-disk integrated system
abstract
This paper presents a new memory hierarchy system using next-generation non-volatile memory devices merging a conventional main memory layer and a disk storage layer into a single memory layer, called a memory-disk integrated system (MDIS). In the MDIS, files are stored in MDIS storage and accessed in place as if they are in conventional DRAM main memory without any duplication between the main memory and secondary storage. The MDIS comprises three components: a virtual accessing adapter (VAA), an array of non-volatile hybrid memory (NVHM), and its associated virtual memory management module. The NVHM can be divided into two spaces-specifically, static and dynamic spaces-to support conventional memory management. Further, the VAA comprises four small buffers that support static and dynamic virtualization according to program execution characteristics. Experimental results show that the read/write load traffics for the proposed MDIS can be reduced by about 73% as compared with the cases of conventional main memory system. In addition, access latency of non-volatile hybrid memory is reduced by 51%.
Su-Kyung Yoon, Do-Heon Lee, Shin-Dug Kim
ICIS2