Owe Thessén

Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

? Tutorial for this page

Demo Data from VLDB 2026 / reviewers in the wild / expert

dblp:93/10974 · DBLP profile ↗

← Back

3ranked-venue papers

0as first author

0since 2021 · last 1979

—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems

3 papers

Electronic design automation · 77% Integrated circuit design · 23%

Topics — the 5 heaviest of 6, each with the papers that count most for it

Topic	Papers	Last	Evidence papers
Electronic design automation › hardware verification and test › test generation d-algorithm	1	1979	Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation · DAC 1979
Integrated circuit design › analog and mixed-signal circuits device modeling	1	1979	Methods of modelling digital devices for logic simulation · DAC 1979
Electronic design automation hardware verification and test	1	1979	Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation · DAC 1979
Electronic design automation › hardware verification and test logic simulation	1	1979	Methods of modelling digital devices for logic simulation · DAC 1979
Electronic design automation › hardware verification and test test generation	1	1979	Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation · DAC 1979

Year	Publication	Venue	Position
1979	Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation Eskil Kjelkerud, Owe Thessén	DAC	2
1979	Methods of modelling digital devices for logic simulation Eskil Kjelkerud, Owe Thessén	DAC	2
1975	Design automation of electronics in Sweden Ingmar Höglund, L. Fransson, A. A. Almen, Bengt Magnhagen, Eskil Kjelkerud, Owe Thessén	DAC	6