Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Geoffrey Ying

dblp:93/7449 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2009
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 87% Integrated circuit design · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
analog/mixed-signal verification
0.112009
Guess, solder, measure, repeat: how do I get my mixed-signal chip right? · DAC 2009
Electronic design automation
hardware verification and test
0.112009
Guess, solder, measure, repeat: how do I get my mixed-signal chip right? · DAC 2009
Integrated circuit design
analog and mixed-signal circuits
0.012009
Guess, solder, measure, repeat: how do I get my mixed-signal chip right? · DAC 2009

Methods — techniques the papers use, named apart from their topics

simulation · 0.1formal verification · 0.1
YearPublicationVenuePosition
2009 Guess, solder, measure, repeat: how do I get my mixed-signal chip right?
abstract
Over the past 20 years, EDA has developed a solid digital implementation methodology that combines some restrictions on the design style with a set of comprehensive tools leading to predictable design flows. The recent increased use of analog components in complex SOC designs triggered a set of verification challenges ranging from simple connectivity problems to complex interferences between analog and digital data blocks. This panel discusses the state of the affairs in analog-mixed signal verification and draws a picture of future directions in terms of new approaches and tools.
Geoffrey Ying, Andreas Kuehlmann, Kenneth S. Kundert, Georges Gielen, Eric Grimme, Martin O'Leary, Sandeep Tare, Warren Wong
DAC1