Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Bin Fang 0004

dblp:94/4033-4 · DBLP profile ↗
← Back
5ranked-venue papers
3as first author
0since 2021 · last 2018
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 4 · 2 first-authorTheory of computation · 1 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Operating systems · 67% Program verification · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Operating systems › resource management › memory management
dynamic memory allocation
0.312018
Formal modelling of list based dynamic memory allocators · Sci. China Inf. Sci. 2018
Program verification
formal modeling
0.312018
Formal modelling of list based dynamic memory allocators · Sci. China Inf. Sci. 2018
Operating systems › resource management
memory management
0.312018
Formal modelling of list based dynamic memory allocators · Sci. China Inf. Sci. 2018

Methods — techniques the papers use, named apart from their topics

formal modelling · 0.3
YearPublicationVenuePosition
2018 Formal modelling of list based dynamic memory allocators
Bin Fang 0004, Mihaela Sighireanu, Geguang Pu, Jean-Raymond Abrial, Mengfei Yang, Lei Qiao 0002
Sci. China Inf. Sci.1
2017 A refinement hierarchy for free list memory allocators
abstract
Existing implementations of dynamic memory allocators (DMA) employ a large spectrum of policies and techniques. The formal specifications of these techniques are quite complicated in isolation and very complex when combined. Therefore, the formal reasoning on a specific DMA implementation is difficult for automatic tools and mostly single-use. This paper proposes a solution to this problem by providing formal models for a full class of DMA, the free list class. To obtain manageable formal reasoning and reusable formal models, we organize these models in a hierarchy ranked by refinement relations. We prove the soundness of models and refinement relations using an off-the-shelf theorem prover. We demonstrate that our hierarchy is a basis for an algorithm theory for the class of free list DMA: it abstracts various existing implementations of DMA and leads to new DMA implementations. We illustrate its application to model-based code generation, testing, run-time verification, and static analysis.
Bin Fang 0004, Mihaela Sighireanu
ISMM1
2016 Hierarchical Shape Abstraction for Analysis of Free List Memory Allocators
Bin Fang 0004, Mihaela Sighireanu
LOPSTR1
2015 Formal Development of a Real-Time Operating System Memory Manager
abstract
This paper presents the formal development of the memory management module of a real time operating system. The interesting feature of this type of memory manager is that its dynamic memory allocation/reallocation mechanism behaves in O(1) (no loops). This brings a serious challenge on the "correct by construction" approach used to build this kind of system. This is due to the necessity to elaborate some delicate algorithms associated with complex data structures. To overcome this challenge, we follow the refinement principles of Event-B: we construct the proved executable code from some initial requirements. This development is interesting because some of the encountered problems are rather necessary to be studied in formal proved developments, among which are a modular encapsulation development, the design pattern of a linked list, and the usage of guarded events to develop pre-conditioned operations. It also gives us the opportunity to study a complex program construction in some general terms going beyond this specific example.
Jean-Raymond Abrial, Geguang Pu, Bin Fang 0004
ICECCS4
2014 Runtime Verification by Convergent Formula Progression
abstract
Runtime verification is a dynamic verification technique widely used in practice. In this paper we revisit the runtime verification technique with formula progression, which verifies the execution trace step by step by progressing the desired property written in temporal logic. The previous work did not discuss explicitly the bound for the sizes of expanded formulas, while the successive invoking of formula progression is likely to cause divergence. In this paper, we present the convergent formula progression by introducing a novel fix-point reduction technique, and prove it guarantees the sizes of expanded formulas be always convergent. To the best of our knowledge, this is the first work discussing the convergence of formula progression. Furthermore, we implement the new runtime verification framework, and experiments show the efficiency of our proposed strategy.
Zheng Wang 0005, Ting Su 0001, Bin Fang 0004, Geguang Pu, Wanwei Liu, Mingsong Chen 0001
APSEC (1)5