Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Dhruva Nath

dblp:99/4823 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1983
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-authorDatabases, data management, data science and information retrieval · 1 · 1 first-authorTheory of computation · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 77% Parallel and multicore computing · 23%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Interconnection networks and networks-on-chip › interconnection networks
VLSI networks
0.011983
Efficient VLSI Networks for Parallel Processing Based on Orthogonal Trees · IEEE Trans. Computers 1983
Parallel and multicore computing
parallel graph algorithms
0.011983
Efficient VLSI Networks for Parallel Processing Based on Orthogonal Trees · IEEE Trans. Computers 1983

Methods — techniques the papers use, named apart from their topics

thompson's model · 0.0VLSI complexity analysis · 0.0
YearPublicationVenuePosition
1983 Efficient VLSI Networks for Parallel Processing Based on Orthogonal Trees
abstract
In this paper we describe two interconnection networks for parallel processing, namely the orthogonal trees network and the orthogonal tree cycles (OTN and OTC). Both networks are suitable for VISI implementation and have been analyzed using Thompson's model of VLSI. While the OTN and OTC have time performances similar to fast networks such as the perfect shuffle network (PSN), the cube comnected cycles (CCC), etc., they have substantially better area * time2 performances for a number of matrix and graph problems. For instance, the connected components and a minimal spanning tree of an undirected N-vertex graph can be found in 0(log4 N) time on the OTC with an area * time2 performance of 0(N2 log8 N) and 0(N2 log9 N) respectively. This is asymptoticaly much better than the performances of the CCC, PSN and Mesh. The OTC and OTN can be looked upon as general purpose parallel processors since a number of other problems such as sorting and DFT can be solved on them with an area * time2 performance matching that of other networks. Finally, programming the OTN and OTC is simple and they are also amenable to pipelining a series of problems.
Dhruva Nath, S. N. Maheshwari, Pramod Chandra P. Bhatt
IEEE Trans. Computers1
1982 Parallel Algorithms for the Connected Components and Minimal Spanning Tree Problems
Dhruva Nath, S. N. Maheshwari
Inf. Process. Lett.1