Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Weikun Guo

dblp:07/4095 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
1since 2021 · last 2022
0000-0002-6283-5156ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2Graphics, computer vision, multimedia, augmented reality and games · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 96% Integrated circuit design · 4%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › circuit analysis
symbolic analysis
0.122005
Hierarchical approach to exact symbolic analysis of large analog circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2005
Hierarchical approach to exact symbolic analysis of large analog circuits · DAC 2004
Electronic design automation › circuit analysis
analog circuit analysis
0.112005
Hierarchical approach to exact symbolic analysis of large analog circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2005
Electronic design automation
circuit simulation
0.112005
Hierarchical approach to exact symbolic analysis of large analog circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2005
Electronic design automation
analog circuit design automation
0.012004
Hierarchical approach to exact symbolic analysis of large analog circuits · DAC 2004
Electronic design automation › circuit analysis › analog circuit analysis
determinant decision diagram
0.012004
Hierarchical approach to exact symbolic analysis of large analog circuits · DAC 2004
Integrated circuit design › analog and mixed-signal circuits
analog circuit design
0.012004
Hierarchical approach to exact symbolic analysis of large analog circuits · DAC 2004

Methods — techniques the papers use, named apart from their topics

hierarchical decomposition · 0.1determinant decision diagrams · 0.1
YearPublicationVenuePosition
2022 Learning From Visual Demonstrations via Replayed Task-Contrastive Model-Agnostic Meta-Learning
abstract
With the increasing application of versatile robotics, the need for end-users to teach robotic tasks via visual/video demonstrations in different environments is increasing fast. One possible method is meta-learning. However, most meta-learning methods are tailored for image classification or just focus on teaching the robot what to do, resulting in a limited ability of the robot to adapt to the real world. Thus, we propose a novel yet efficient model-agnostic meta-learning framework based on task-contrastive learning to teach the robot what to do and what not to do through positive and negative demonstrations. Our approach divides the learning procedure from visual/video demonstrations into three parts. The first part distinguishes between positive and negative demonstrations via task-contrastive learning. The second part emphasizes what the positive demo is doing, and the last part predicts what the robot needs to do. Finally, we demonstrate the effectiveness of our meta-learning approach on 1) two standard public simulated benchmarks and 2) real-world placing experiments using a UR5 robot arm, significantly outperforming current related state-of-the-art methods.
Ziye Hu, Wei Li 0055, Zhongxue Gan 0001, Weikun Guo, Jiwei Zhu, James Zhiqing Wen, Decheng Zhou
IEEE Trans. Circuits Syst. Video Technol.4
2005 Hierarchical approach to exact symbolic analysis of large analog circuits
abstract
This paper proposes a novel approach to the exact symbolic analysis of very large analog circuits. The new method is based on determinant decision diagrams (DDDs) representing symbolic product terms. But instead of constructing DDD graphs directly from a flat circuit matrix, the new method constructs DDD graphs in a hierarchical way based on hierarchically defined circuit structures. The resulting algorithm can analyze much larger analog circuits exactly than before. The authors show that exact symbolic expressions of a circuit are cancellation-free expressions when the circuit is analyzed hierarchically. With this, the authors propose a novel symbolic decancellation process, which essentially leads to the hierarchical DDD graph constructions. The new algorithm partially avoids the exponential DDD construction time by employing more efficient DDD graph operations during the hierarchical construction. The experimental results show that very large analog circuits, which cannot be analyzed exactly before like /spl mu/A725 and other unstructured circuits up to 100 nodes, can be analyzed by the new approach for the first time. The new approach significantly improves the exact symbolic capacity and promises huge potentials for the applications of exact symbolic analysis.
Sheldon X.-D. Tan, Weikun Guo, Zhenyu Qi 0002
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
2004 Hierarchical approach to exact symbolic analysis of large analog circuits
abstract
This paper provides a novel approach to exact symbolic analysis of very large analog circuits. The new method is based on determinant decision diagrams (DDDs) to represent symbolic product terms. But instead of constructing DDD graphs directly from a flat circuit matrix, the new method constructs DDD graphs in a hierarchical way based on hierarchically defined circuit structures. The resulting algorithm can analyze much larger analog circuits exactly than before. Theoretically, we show that exact symbolic expressions of a circuit are cancellation-free expressions when the circuit is analyzed hierarchically. Practically we propose a novel hierarchical DDD graph construction algorithm. Our experimental results show that very large analog circuits, which can't be analyzed exactly before like μA725 and other unstructured circuits up to 100 nodes, can be analyzed by the new approach for the first time. The new approach significantly improves the exact symbolic capacity and promises huge potentials for the new applications of symbolic analysis in analog circuit design automation.
Sheldon X.-D. Tan, Weikun Guo, Zhenyu Qi 0002
DAC2