Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from SIGIR 2026 / reviewers in the wild / expert

Ramazan Bitirgen

dblp:09/2207 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2008
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 25% Cloud and datacenter computing · 25% Parallel and multicore computing · 25%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
chip multiprocessor		 0.112008
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach · MICRO 2008
Parallel and multicore computing
resource coordination		 0.112008
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach · MICRO 2008
Cloud and datacenter computing
resource management		 0.112008
Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach · MICRO 2008

Methods — techniques the papers use, named apart from their topics

machine learning · 0.1
YearPublicationVenuePosition
2008 Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach
abstract
Efficient sharing of system resources is critical to obtaining high utilization and enforcing system-level performance objectives on chip multiprocessors (CMPs). Although several proposals that address the management of a single microarchitectural resource have been published in the literature, coordinated management of multiple interacting resources on CMPs remains an open problem.
Ramazan Bitirgen, Engin Ipek, José F. Martínez
 MICRO1