Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jacob H. Leach

dblp:122/4271 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2010
0000-0001-5757-5655ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Hardware reliability and fault tolerance · 48% Integrated circuit design · 45% Electronic design automation · 7%

Topics — the 5 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance
device reliability
0.112010
Status of Reliability of GaN-Based Heterojunction Field Effect Transistors · Proc. IEEE 2010
Integrated circuit design › semiconductor devices › GaN HEMT
AlGaN/GaN HEMT
0.012010
Small Signal Equivalent Circuit Modeling for AlGaN/GaN HFET: Hybrid Extraction Method for Determining Circuit Elements of AlGaN/GaN HFET · Proc. IEEE 2010
Integrated circuit design › semiconductor devices
GaN HEMT
0.012010
Status of Reliability of GaN-Based Heterojunction Field Effect Transistors · Proc. IEEE 2010
Integrated circuit design › semiconductor devices › heterostructure devices
heterojunction field-effect transistor
0.012010
Status of Reliability of GaN-Based Heterojunction Field Effect Transistors · Proc. IEEE 2010
Electronic design automation › physical design
parasitic extraction
0.012010
Small Signal Equivalent Circuit Modeling for AlGaN/GaN HFET: Hybrid Extraction Method for Determining Circuit Elements of AlGaN/GaN HFET · Proc. IEEE 2010

Methods — techniques the papers use, named apart from their topics

mean time to failure extrapolation · 0.1hot-FET optimization · 0.1de-embedding · 0.1cold-FET measurement · 0.1activation energy analysis · 0.1
YearPublicationVenuePosition
2010 Small Signal Equivalent Circuit Modeling for AlGaN/GaN HFET: Hybrid Extraction Method for Determining Circuit Elements of AlGaN/GaN HFET
abstract
The developments in AlGaN/GaN heterojunction field effect transistors (HFETs) are beginning to allow harnessing of the great potential of this technology in high-power radio-frequency (RF) applications. However, the integration of HFET into a circuit environment requires accurate small and large signal modeling of the device operating under various biasing conditions. The conventional small signal equivalent circuit modeling methods consist of “cold” measurements for extracting parasitic elements, and on-bias measurements in determining the intrinsic device circuit elements. Also, the optimization routines are often explored directly using the “hot” measurement data to minimize errors. In this paper, an 18-element small signal equivalent circuit model for AlGaN/GaN HFET is proposed and implemented, and contrasted to various de-embedding methods. Among the methods treated, the hot-FET optimization extraction based on the parasitic capacitances obtained from cold measurements leads to the smallest error between the simulated S-parameters and the measured ones at all bias points employed, with an average error of about 5%. This hybrid extraction algorithm is strengthened by imposing constraints to avoid any nonphysical convergence. We note that the extrinsic parasitics determined by this method differ considerably from the values obtained by cold-FET measurements, which implies that the assumption on the bias independency for extrinsic parameters in the latter method might be questionable for AlGaN/GaN HFET.
Jacob H. Leach, Hadis Morkoç
Proc. IEEE2
2010 Status of Reliability of GaN-Based Heterojunction Field Effect Transistors
abstract
GaN-based heterojunction field effect transistors (HFETs) will play major roles in the high-power, high-frequency military and commercial arenas for microwave and millimeter wave transmitters and receivers used in communications and radar devices. In fact, devices operative in the X-band (7-12.5 GHz) and beyond are already at market and boast quite impressive performances. Having improved the crystal quality now to levels where the reliability [expressed as mean time to failure (MTTF)] is claimed to exceed ten million hours, the work now needs to focus on which of the physical mechanisms responsible for degradation are the most important, and how the existing degradation accelerates subsequent degradation, ultimately resulting in device failure. Available data show that not all devices from the same wafer show similar longevity and the wide spread of activation energies reported for three-temperature extrapolation-based predictions of the lifetime are troubling. If we hope to make consistent, reliable predictions of device lifetimes, particularly when the devices are being pushed in radio-frequency (RF) operation to near their limits, more work will need to be done in characterizing the long term stability of the devices, and new physical models for the failure mechanisms will have to be developed.
Jacob H. Leach, Hadis Morkoç
Proc. IEEE1