Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jianchang Ao

dblp:127/9053 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-authorArtificial intelligence and machine learning · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 91% Interconnection networks and networks-on-chip · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › routing › multilayer routing
layer assignment
0.212015
Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2015
Electronic design automation
physical design
0.212015
Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2015
Electronic design automation › physical design
routing
0.212015
Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2015
Interconnection networks and networks-on-chip
interconnect delay
0.112015
Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2015

Methods — techniques the papers use, named apart from their topics

negotiation technique · 0.2dynamic programming · 0.2
YearPublicationVenuePosition
2020 Modelling Long-distance Node Relations for KBQA with Global Dynamic Graph
abstract
The structural information of Knowledge Bases (KBs) has proven effective to Question Answering (QA).Previous studies rely on deep graph neural networks (GNNs) to capture rich structural information, which may not model node relations in particularly long distance due to oversmoothing issue.To address this challenge, we propose a novel framework GlobalGraph, which models long-distance node relations from two views: 1) Node type similarity: GlobalGraph assigns each node a global type label and models long-distance node relations through the global type label similarity; 2) Correlation between nodes and questions: we learn similarity scores between nodes and the question, and model long-distance node relations through the sum score of two nodes.We conduct extensive experiments on two widely used multi-hop KBQA datasets to prove the effectiveness of our method.
Shuai Zhao 0001, Jiale Han 0001, Bo Cheng 0001, Hao Yang 0006, Jianchang Ao, Zhenzi Li
COLING6
2015 Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure
abstract
A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment (LA) of nets has a large impact on the interconnect delay. However, such layer-dependent characteristics have been ignored by most of the state-of-the-art academic LA methods. These characteristics also weaken the previous wire length-based antenna avoidance method, because the net length itself cannot accurately capture the antenna area under the condition of various wire sizes. To remedy this deficiency, this paper proposes a more effective three-stage LA algorithm under multitier interconnect structure, and focuses on minimizing delays, via count, and antenna violations. It first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while almost unchanging the via count. After that, a check-and-repair method is adopted to further fix the antenna violations. The experimental results on the International Conference on Computer-Aided Design'09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count compared with the state-of-the-art via count minimization LA method negotiation-based via minimization algorithm. At the same time, the antenna violation repair method can dramatically reduce the antenna violated nets and sinks with little impact on the solution quality.
Sheqin Dong, Jianchang Ao, Fuqi Luo
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
2013 Delay-driven layer assignment in global routing under multi-tier interconnect structure
abstract
A multilayer routing system usually adopts multiple interconnect configuration with different wire sizes and thicknesses. Since thicker layers of metal lead to fatter wires with smaller resistance, the layer assignment of nets has a large impact on the interconnect delay. However, such layer dependent characteristics have been ignored by most of the state-of-the-art academic layer assignment methods. To remedy this deficiency, this work studies a more effective layer assignment problem under such multi-tier interconnect structure, which arises during 3D global routing and focuses on minimizing both delays and via count. This work presents a two-stage algorithm to solve the problem, which first minimizes the total delay and via count simultaneously by dynamic programming and negotiation technique, and then further minimizes the maximum delay carefully while not increasing the via count. The experimental results on ICCAD09 benchmarks show that the proposed algorithm can significantly reduce the total delay and maximum delay while still keeping roughly the same via count, compared with the state-of-the-art via count minimization layer assignment method NVM.
Jianchang Ao, Sheqin Dong, Song Chen 0001, Satoshi Goto
ISPD1