Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Joe Leslie-Hurd

dblp:134/9046 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
1since 2021 · last 2024
0000-0001-6844-3586ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 2 · 1 first-authorTheory of computation · 2 · 1 since 2021Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%
Theoretical computer science
1 paper
Automated reasoning and model checking · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › digital circuit design
arithmetic circuit design
0.312018
Digit Serial Methods with Applications to Division and Square Root · IEEE Trans. Computers 2018
Integrated circuit design › digital arithmetic circuits
division and square root
0.312018
Digit Serial Methods with Applications to Division and Square Root · IEEE Trans. Computers 2018
Automated reasoning and model checking
symbolic simulation
0.212014
Verifying Relative Error Bounds Using Symbolic Simulation · CAV 2014

Methods — techniques the papers use, named apart from their topics

error bound analysis · 0.3
YearPublicationVenuePosition
2024 On the Systematic Creation of Faithfully Rounded Commutative Truncated Booth Multipliers
abstract
In many instances of fixed-point multiplication, a full precision result is not required. Instead it is sufficient to return a faithfully rounded result. Faithful rounding permits the machine representable number either immediately above or below the full precision result, if the latter is not exactly representable. Multipliers which take full advantage of this freedom can be implemented using less circuit area and consuming less power. The most common implementations internally truncate the partial product array. However, truncation applied to the most common of multiplier architectures, namely Booth architectures, results in non-commutative implementations. The industrial adoption of truncated multipliers is limited by the absence of formal verification of such implementations, since exhaustive simulation is typically infeasible. We present a commutative truncated Booth multiplier architecture and derive closed form necessary and sufficient conditions for faithful rounding. We also provide the bit-vectors giving rise to the worst-case error. We present a formal verification methodology based on ACL2 which scales up to 42 bit multipliers. We synthesize a range of commutative faithfully rounded multipliers and show that truncated booth implementations are up to 31% smaller than externally truncated multipliers.
Theo Drane, Samuel Coward, Mertcan Temel, Joe Leslie-Hurd
ARITH4
2018 Digit Serial Methods with Applications to Division and Square Root
abstract
We present a generic digit serial method (DSM) to compute the digits of a real number V. Bounds on these digits, and on the errors in the associated estimates of V formed from these digits, are derived. To illustrate our results, we derive such bounds for a parameterized family of high-radix algorithms for division and square root. These bounds enable a DSM designer to determine, for example, whether a given choice of parameters allows rapid formation and rounding of its approximation to V.
Warren E. Ferguson, Jesse Bingham, Levent Erkök, John Harrison 0001, Joe Leslie-Hurd
IEEE Trans. Computers5
2014 Verifying Relative Error Bounds Using Symbolic Simulation
Jesse Bingham, Joe Leslie-Hurd
CAV2
2013 Maintaining verified software
abstract
Maintaining software in the face of evolving dependencies is a challenging problem, and in addition to good release practices there is a need for automatic dependency analysis tools to avoid errors creeping in. Verified software reveals more semantic information in the form of mechanized proofs of functional specifications, and this can be used for dependency analysis. In this paper we present a scheme for automatic dependency analysis of verified software, which for each program checks that the collection of installed libraries is sufficient to guarantee its functional correctness. We illustrate the scheme with a case study of Haskell packages verified in higher order logic. The dependency analysis reduces the burden of maintaining verified Haskell packages by automatically computing version ranges for the packages they depend on, such that any combination provides the functionality required for correct operation.
Joe Leslie-Hurd
Haskell1