Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Theodore J. Yoder

dblp:142/2464 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2025
0000-0001-9614-2836ORCID · verified

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021Software engineering, systems software and programming languages · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Emerging computing paradigms · 100%
Theoretical computer science
1 paper
Computational complexity · 100%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms
quantum computer architecture
1.422025
HetEC: Architectures for Heterogeneous Quantum Error Correction Codes · ASPLOS (2) 2025
Efficient Ancilla-Free Reversible and Quantum Circuits for the Hidden Weighted Bit Function · IEEE Trans. Computers 2022
Emerging computing paradigms › quantum computer architecture
quantum error correction
0.912025
HetEC: Architectures for Heterogeneous Quantum Error Correction Codes · ASPLOS (2) 2025
Emerging computing paradigms › quantum computing
quantum circuit
0.612022
Efficient Ancilla-Free Reversible and Quantum Circuits for the Hidden Weighted Bit Function · IEEE Trans. Computers 2022
Emerging computing paradigms
quantum computing
0.312025
HetEC: Architectures for Heterogeneous Quantum Error Correction Codes · ASPLOS (2) 2025
Emerging computing paradigms › quantum computer architecture › quantum error correction
surface code
0.312025
HetEC: Architectures for Heterogeneous Quantum Error Correction Codes · ASPLOS (2) 2025
Computational complexity
circuit complexity
0.212022
Efficient Ancilla-Free Reversible and Quantum Circuits for the Hidden Weighted Bit Function · IEEE Trans. Computers 2022

Methods — techniques the papers use, named apart from their topics

fermionic hamiltonian simulation · 1.1barrington's theorem · 1.1
YearPublicationVenuePosition
2025 HetEC: Architectures for Heterogeneous Quantum Error Correction Codes
abstract
Quantum Error Correction (QEC) is essential for future quantum computers due to its ability to exponentially suppress physical errors. The surface code is a leading error-correcting code candidate because of its local topological structure, experimentally achievable thresholds, and support for universal gate operations with magic states. However, its physical overhead scales quadratically with number of correctable errors. Conversely, quantum low-density parity-check (qLDPC) codes offer superior scaling but lack, on their own, a clear path to universal logical computation. Therefore, it is becoming increasingly evident that there are significant advantages to designing architectures using multiple codes. Heterogeneous architectures provide a clear path to universal logical computation as well as the ability to access different resource trade offs.
Samuel A. Stein, Shifan Xu, Andrew W. Cross, Theodore J. Yoder, Ali Javadi-Abhari, Zeyuan Zhou, Charlie Guinn, Yufei Ding 0001, Yongshan Ding 0001, Ang Li 0006
ASPLOS (2)4
2022 Efficient Ancilla-Free Reversible and Quantum Circuits for the Hidden Weighted Bit Function
abstract
The Hidden Weighted Bit function plays an important role in the study of classical models of computation. A common belief is that this function is exponentially hard to implement using reversible ancilla-free circuits, even though introducing a small number of ancillae allows a very efficient implementation. In this paper, we refute the exponential hardness conjecture by developing a polynomial-size reversible ancilla-free circuit computing the Hidden Weighted Bit function. Our circuit has size O(n^6.42), where n is the number of input bits. We also show that the Hidden Weighted Bit function can be computed by a quantum ancilla-free circuit of size O(n^2). The technical tools employed come from a combination of Theoretical Computer Science (Barringtons theorem) and Physics (simulation of fermionic Hamiltonians) techniques.
Sergey Bravyi 0001, Theodore J. Yoder, Dmitri Maslov
IEEE Trans. Computers2