Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Alessandra Melani

dblp:142/4433 · DBLP profile ↗
← Back
14ranked-venue papers
8as first author
0since 2021 · last 2017
0000-0002-5746-7803ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 8 · 6 first-authorSoftware engineering, systems software and programming languages · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Embedded and real-time systems · 94% Memory systems · 6%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
real-time scheduling
0.622017
Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling · IEEE Trans. Computers 2017
Schedulability Analysis of Conditional Parallel Task Graphs in Multicore Systems · IEEE Trans. Computers 2017
Embedded and real-time systems › real-time scheduling › schedulability analysis
response time analysis
0.312017
Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling · IEEE Trans. Computers 2017
Embedded and real-time systems › real-time scheduling
schedulability analysis
0.312017
Schedulability Analysis of Conditional Parallel Task Graphs in Multicore Systems · IEEE Trans. Computers 2017
Embedded and real-time systems › multicore real-time systems
multi-core task scheduling
0.112017
Schedulability Analysis of Conditional Parallel Task Graphs in Multicore Systems · IEEE Trans. Computers 2017

Methods — techniques the papers use, named apart from their topics

response time analysis · 0.3pseudo-polynomial analysis · 0.3fixed-priority scheduling · 0.3DAG task modeling · 0.3
YearPublicationVenuePosition
2017 A static scheduling approach to enable safety-critical OpenMP applications
abstract
Parallel computation is fundamental to satisfy the performance requirements of advanced safety-critical systems. OpenMP is a good candidate to exploit the performance opportunities of parallel platforms. However, safety-critical systems are often based on static allocation strategies, whereas current OpenMP implementations are based on dynamic schedulers. This paper proposes two OpenMP-compliant static allocation approaches: an optimal but costly approach based on an ILP formulation, and a sub-optimal but tractable approach that computes a worst-case makespan bound close to the optimal one.
Alessandra Melani, Maria A. Serrano, Marko Bertogna, Isabella Cerutti, Eduardo Quiñones, Giorgio C. Buttazzo
ASP-DAC1
2017 Temporal Isolation Among LTE/5G Network Functions by Real-time Scheduling
Tommaso Cucinotta, Mauro Marinoni, Alessandra Melani, Andrea Parri, Carlo Vitucci
CLOSER3
2017 An Analysis of Lazy and Eager Limited Preemption Approaches under DAG-Based Global Fixed Priority Scheduling
abstract
DAG-based scheduling models have been shown to effectively express the parallel execution of current many-core heterogeneous architectures. However, their applicability to real-time settings is limited by the difficulties to find tight estimations of the worst-case timing parameters of tasks that may arbitrarily be preempted/migrated at any instruction. An efficient approach to increase the system predictability is to limit task preemptions to a set of pre-defined points. This limited preemption model supports two different preemption approaches, eager and lazy, which have been analyzed only for sequential task-sets. This paper proposes a new response time analysis that computes an upper bound on the lower priority blocking that each task may incur with eager and lazy preemptions. We evaluate our analysis with both, synthetic DAG-based task-sets and a real case-study from the automotive domain. Results from the analysis demonstrate that, despite the eager approach generates a higher number of priority inversions, the blocking impact is generally smaller than in the lazy approach, leading to a better schedulability performance.
Maria A. Serrano, Alessandra Melani, Sebastian Kehr, Marko Bertogna, Eduardo Quiñones
ISORC2
2017 A scheduling framework for handling integrated modular avionic systems on multicore platforms
abstract
Although multicore chips are quickly replacing uniprocessor ones, safety-critical embedded systems are still developed using single processor architecture. The reasons mainly concern predictability and certification issues. This paper proposes a scheduling framework for handling Integrated Modular Avionics (IMA) on multicore platforms providing predictability as well as flexibility in managing dynamic load conditions and unexpected temporal misbehaviors of multicore. A new computational model is proposed to allow specifying a higher degree of flexibility and minimum performance requirements. Schedulability analysis is derived for providing off-line guarantees of real-time constraints in worst-case scenarios, and an efficient reclaiming mechanism is proposed to improve the average-case performance. Simulation and experimental results are reported to validate the proposed approach.
Alessandra Melani, Renato Mancuso 0001, Marco Caccamo, Giorgio C. Buttazzo, Johannes Freitag, Sascha Uhrig
RTCSA1
2017 Optimizing resource speed for two-stage real-time tasks
Alessandra Melani, Renato Mancuso 0001, Daniel Cullina, Marco Caccamo, Lothar Thiele
Real Time Syst.1
2017 Schedulability Analysis of Conditional Parallel Task Graphs in Multicore Systems
abstract
Several task models have been introduced in the literature to describe the intrinsic parallelism of real-time activities, including fork/join, synchronous parallel, DAG-based, etc. Although schedulability tests and resource augmentation bounds have been derived for these task models in the context of multicore systems, they are still too pessimistic to describe the execution flow of parallel tasks characterized by multiple (and nested) conditional statements, where it is hard to decide which execution path to select for modeling the worst-case scenario. To overcome this problem, this paper proposes a task model that integrates control flow information by considering conditional parallel tasks (cp-tasks) represented by DAGs with both precedence and conditional edges. For this task model, a set of meaningful parameters are identified and computed by efficient algorithms and a response-time analysis is presented for different scheduling policies. Experimental results are finally reported to evaluate the efficiency of the proposed schedulability tests and their performance with respect to classic tests based on both conditional and non-conditional existing approaches.
Alessandra Melani, Marko Bertogna, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, Giorgio C. Buttazzo
IEEE Trans. Computers1
2017 Exact Response Time Analysis for Fixed Priority Memory-Processor Co-Scheduling
abstract
Recent technological advances have led to an increasing gap between memory and processor performance, since memory bandwidth is progressing at a much slower pace than processor bandwidth. Pre-fetching techniques are traditionally used to bridge this gap and achieve high processor utilization while tolerating high memory latencies. Following this trend, new computational models have been proposed to split task execution in two consecutive phases: a memory phase in which the required instructions and data are pre-fetched to local memory (M-phase), and an execution phase in which the task is executed with no memory contention (C-phase). Decoupling memory and execution phases not only simplifies the timing analysis, but also allows a more efficient (and predictable) pipelining of memory and execution phases through proper co-scheduling algorithms. This paper takes a further step towards the design of smart co-scheduling algorithms for sporadic real-time tasks complying with the memory-computation (M/C) model, by proposing a theoretical framework aimed at tightly characterizing the schedulability improvement obtainable with the adopted M/C task model on single-core systems. In particular, a critical instant is identified for M/C tasks scheduled with fixed priority and an exact response time analysis with pseudo-polynomial complexity is provided. Then, we investigate the problem of priority assignment for M/C tasks, showing that a necessary condition to achieve optimality is to allow different priorities for the two phases. Our experiments show that the proposed techniques provide a significant schedulability improvement with respect to classic execution models, placing an important building block towards the design of more efficient partitioned multi-core systems.
Alessandra Melani, Marko Bertogna, Robert I. Davis 0001, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, Giorgio C. Buttazzo
IEEE Trans. Computers1
2016 Speed optimization for tasks with two resources
Alessandra Melani, Renato Mancuso 0001, Daniel Cullina, Marco Caccamo, Lothar Thiele
DATE1
2016 Response-time analysis of DAG tasks under fixed priority scheduling with limited preemptions
Maria A. Serrano, Alessandra Melani, Marko Bertogna, Eduardo Quiñones
DATE2
2015 Timing characterization of OpenMP4 tasking model
abstract
OpenMP is increasingly being supported by the newest high-end embedded many-core processors. Despite the lack of any notion of real-time execution, the latest specification of OpenMP (v4.0) introduces a tasking model that resembles the way real-time embedded applications are modeled and designed, i.e., as a set of periodic task graphs. This makes OpenMP4 a convenient candidate to be adopted in future real-time systems. However, OpenMP4 incorporates as well features to guarantee backward compatibility with previous versions that limit its practical usability in real-time systems. The most notable example is the distinction between tied and untied tasks. Tied tasks force all parts of a task to be executed on the same thread that started the execution, whereas a suspended untied task is allowed to resume execution on a different thread. Moreover, tied tasks are forbidden to be scheduled in threads in which other non-descendant tied tasks are suspended. As a result, the execution model of tied tasks, which is the default model in OpenMP to simplify the coexistence with legacy constructs, clearly restricts the performance and has serious implications on the response time analysis of OpenMP4 applications, making difficult to adopt it in real-time environments. In this paper, we revisit OpenMP design choices, introducing timing predictability as a new and key metric of interest. Our first results confirm that even if tied tasks can be timing analyzed, the quality of the analysis is much worse than with untied tasks. We thus reason about the benefits of using untied tasks, deriving a response time analysis for this model, and so allowing OpenMP4 untied model to be applied to real-time systems.
Maria A. Serrano, Alessandra Melani, Roberto Vargas, Andrea Marongiu, Marko Bertogna, Eduardo Quiñones
CASES2
2015 Response-Time Analysis of Conditional DAG Tasks in Multiprocessor Systems
abstract
Different task models have been proposed to represent the parallel structure of real-time tasks executing on manycore platforms: fork/join, synchronous parallel, DAG-based, etc. Despite different schedulability tests and resource augmentation bounds are available for these task systems, we experience difficulties in applying such results to real application scenarios, where the execution flow of parallel tasks is characterized by multiple (and nested) conditional structures. When a conditional branch drives the number and size of sub-jobs to spawn, it is hard to decide which execution path to select for modeling the worst-case scenario. To circumvent this problem, we integrate control flow information in the task model, considering conditional parallel tasks (cp-tasks) represented by DAGs composed of both precedence and conditional edges. For this task model, we identify meaningful parameters that characterize the schedulability of the system, and derive efficient algorithms to compute them. A response time analysis based on these parameters is then presented for different scheduling policies. A set of simulations shows that the proposed approach allows efficiently checking the schedulability of the addressed systems, and that it significantly tightens the schedulability analysis of non-conditional (e.g., Classic DAG) tasks over existing approaches.
Alessandra Melani, Marko Bertogna, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, Giorgio C. Buttazzo
ECRTS1
2014 Optimal Design for Reservation Servers under Shared Resources
abstract
Modularity and hierarchical-based design are crucial features that need to be supported in complex embedded systems characterized by multiple applications with timing requirements.Resource reservation is a powerful scheduling mechanism for achieving such goals and providing temporal isolation among different real-time applications. When different applications share mutually exclusive resources, a precise feasibility analysis can still be performed in isolation, using specific resource access protocols, taking into account only the application features and the reservation parameters. This paper presents a methodology for selecting the parameters of each reservation in order to guarantee the feasibility of the served applications and minimize the required bandwidth.
Alessandro Biondi 0001, Alessandra Melani, Marko Bertogna, Giorgio C. Buttazzo
ECRTS2
2014 Exact Interference of Adaptive Variable-Rate Tasks under Fixed-Priority Scheduling
abstract
Engine control applications require the execution of tasks activated in relation to specific system variables, such as the crankshaft rotation angle. To prevent possible overload conditions at high rotation speeds, such tasks are designed to vary their functionality (hence their computational requirements) for different speed ranges. Modeling and analyzing such a type of tasks poses new research challenges in the schedulability analysis that are now being addressed in the real-time literature. This paper advances the state of the art by presenting a method for computing the exact worst-case interference of such adaptive variable-rate tasks under fixed priority scheduling, enabling a tight analysis and design of engine control applications.
Alessandro Biondi 0001, Alessandra Melani, Mauro Marinoni, Marco Di Natale, Giorgio C. Buttazzo
ECRTS2
2013 Learning from probabilities: Dependences within real-time systems
abstract
Realistic real-time systems experience variability and unpredictabilities, which can be compensated by potentially very pessimistic worst-cases. Recent trends apply measurement-based approaches in modeling worst-cases with a certain confidence. While observing system evolution it is possible to extract probabilistic models to the task execution with a guaranteed probabilistic version of worst-case execution time. In this work we exploit such probabilistic models in order to study the effect of dependences on the task execution time, and we apply the developed probabilistic framework to few relevant cases studies.
Alessandra Melani, Eric Noulard, Luca Santinelli
ETFA1