Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from SIGIR 2026 / reviewers in the wild / expert

R. E. Lovelace

dblp:17/2885 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1982
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 80% Electronic design automation · 20%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits		 0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › analog and mixed-signal circuits › device modeling
bipolar transistor modeling		 0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Electronic design automation
circuit simulation		 0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › analog and mixed-signal circuits
device modeling		 0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › semiconductor device modeling
transistor modeling		 0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982

Methods — techniques the papers use, named apart from their topics

parameter extraction · 0.0avalanche generation model · 0.0
YearPublicationVenuePosition
1982 Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation
abstract
An avalanche generation model is developed and implemented in a circuit simulation program SLIC. The model provides accuracy, as well as simplicity in parameter extraction. Computer programs are developed for automated measurement and parameter determination of model coefficients. Comparison of measured and simulated results shows good agreement.
Dileep A. Divekar, R. E. Lovelace
 IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2