Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

M. W. Howard

dblp:171/1528 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1981
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Graphics, computer vision, multimedia, augmented reality and games · 1Human-computer interaction and ubiquitous computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%
Computer graphics and multimedia
1 paper
Rendering · 100%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › random-access memory
frame buffer
0.011981
A frame buffer system with enhanced functionality · SIGGRAPH 1981
YearPublicationVenuePosition
1981 A frame buffer system with enhanced functionality
abstract
A video-resolution frame buffer system with 32 bits per pixel is described. The system includes, in addition to standard features for limited zoom and pan, an arithmetic unit at the update port which allows local computation of many frequently-used pixel-level functions combining stored pixel values with incoming pixel values. In addition to the standard arithmetic and logical functions there are functions for sum to maximum pixel value and difference to minimum pixel value. Comparisons between incoming and stored data are used to implement conditional writes based on depth values for depth-buffer algorithms. Update and refresh ports are designed for a wide range of flexibility allowing simultaneous use by separate tasks and various functional rearrangements of the 32-bit pixel words. The memory architecture, refresh and update ports are described. Examples of widely divergent modes of operation are provided.
Franklin C. Crow, M. W. Howard
SIGGRAPH2