Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Andreas Tiemeyer

dblp:18/2290 · DBLP profile ↗
← Back
5ranked-venue papers
0as first author
0since 2021 · last 2009
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 3Systems, architecture and hardware · 2Theory of computation · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Electronic design automation · 44% Distributed systems · 35% Processor architecture and microarchitecture · 20%
Theoretical computer science
2 papers
Automated reasoning and model checking · 62% Logic in computer science · 38%

Topics — the 11 heaviest of 11, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Distributed systems
root cause analysis
0.112009
MAGENTA: transaction-based statistical micro-architectural root-cause analysis · DAC 2009
Electronic design automation
hardware verification and test
0.122009
MAGENTA: transaction-based statistical micro-architectural root-cause analysis · DAC 2009
Lazy symbolic model checking · DAC 2000
Processor architecture and microarchitecture
microprogramming
0.112005
Formal Verification of Backward Compatibility of Microcode · CAV 2005
Automated reasoning and model checking
hardware verification
0.112005
Formal Verification of Backward Compatibility of Microcode · CAV 2005
Logic in computer science › temporal logic
linear temporal logic
0.012003
Enhanced Vacuity Detection in Linear Temporal Logic · CAV 2003
Logic in computer science
temporal logic
0.012003
Enhanced Vacuity Detection in Linear Temporal Logic · CAV 2003
Automated reasoning and model checking › model checking
temporal logic model checking
0.012003
Enhanced Vacuity Detection in Linear Temporal Logic · CAV 2003
Automated reasoning and model checking › model checking › temporal logic model checking
vacuity detection
0.012003
Enhanced Vacuity Detection in Linear Temporal Logic · CAV 2003
Electronic design automation › hardware verification and test › debugging
RTL debug
0.012009
MAGENTA: transaction-based statistical micro-architectural root-cause analysis · DAC 2009
Electronic design automation › hardware verification and test › formal verification
symbolic model checking
0.012000
Lazy symbolic model checking · DAC 2000
Electronic design automation › hardware verification and test
formal verification
0.012000
Lazy symbolic model checking · DAC 2000

Methods — techniques the papers use, named apart from their topics

formal verification · 0.1transaction abstraction · 0.1statistical transactional analysis · 0.1vacuity detection · 0.0variable minimization heuristic · 0.0cone of influence · 0.0
YearPublicationVenuePosition
2009 MAGENTA: transaction-based statistical micro-architectural root-cause analysis
abstract
Adopting an ESL based design and validation methodology, we introduce a top-down approach for efficient debugging of microarchitectural specification and RTL implementation. Our solution is based on the formalism introduced by statistical transactional analysis that we call MAGENTA -- Modeling AGENT for Transactional Analysis. To the best of our knowledge, MAGENTA based root-cause analysis pioneers in the efficient characterization of the micro-architectural design misbehavior via abstraction of validation output by transactions and micro-architectural events.
Gila Kamhi, Alexander Novakovsky, Andreas Tiemeyer, Adriana Wolffberg
DAC3
2005 Formal Verification of Backward Compatibility of Microcode
Tamarah Arons, Elad Elster, Limor Fix, Sela Mador-Haim, Michael Mishaeli, Jonathan Shalev, Eli Singerman, Andreas Tiemeyer, Moshe Y. Vardi, Lenore D. Zuck
CAV8
2003 Enhanced Vacuity Detection in Linear Temporal Logic
Roy Armoni, Limor Fix, Alon Flaisher, Orna Grumberg, Nir Piterman, Andreas Tiemeyer, Moshe Y. Vardi
CAV6
2002 The ForSpec Temporal Logic: A New Temporal Property-Specification Language
Roy Armoni, Limor Fix, Alon Flaisher, Rob Gerth, Boris Ginsburg, Tomer Kanza, Avner Landver, Sela Mador-Haim, Eli Singerman, Andreas Tiemeyer, Moshe Y. Vardi, Yael Zbar
TACAS10
2000 Lazy symbolic model checking
abstract
In this paper w e presen t a lazy model checking approach aimed at improving the efficiency and capacity of symbolic model checking. The lazy approach dynamically computes an abstraction of a circuit model for each pre-image computation based on the partial result leading to the computation. A t the heart of the approach is a lazy algorithm for transition relation building and pre-image computation. A variable minimization heuristic is then proposed to maximize the benefit of the lazy algorithm in iterative fix-point computations. This approach shows greater promise in complexit y reduction than the cone of influence approach.
Jin Yang 0006, Andreas Tiemeyer
DAC2