Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

N. C. de Troye

dblp:180/6456 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1965
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
digital circuit design
0.011965
Worst-Case Considerations in Designing Logical Circuits · IEEE Trans. Electron. Comput. 1965
Integrated circuit design › digital circuit design
logic families
0.011965
Worst-Case Considerations in Designing Logical Circuits · IEEE Trans. Electron. Comput. 1965

Methods — techniques the papers use, named apart from their topics

worst-case analysis · 0.0
YearPublicationVenuePosition
1965 Worst-Case Considerations in Designing Logical Circuits
abstract
A method of design is presented for logical circuits, starting from worst-case considerations. The method represents an approach to dc optimization. Special attention is paid to temperature and tolerance problems in monolithic integrated circuits. In the worst-case design procedure outlined, the requirements for obtaining a properly functioning circuit are taken as the point of departure. This results in a whole field of possible circuits from which-depending on further specifications-it is comparatively easy to find special solutions. Three examples of worst-case calculations are developed-one for a transistor-transistor logic circuit, one for a diode-transistor logic circuit, and finally, one for a new type of circuit, termed emitter-follower transistor logic.
W. Bongenaar, N. C. de Troye
IEEE Trans. Electron. Comput.2