Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from SIGIR 2026 / reviewers in the wild / expert

C. Freiman

dblp:182/0111 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1961
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 56% Integrated circuit design · 44%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
logic synthesis		 0.011961
On Internal Variable Assignments for Sequential Switching Circuits · IRE Trans. Electron. Comput. 1961
Integrated circuit design › digital circuit design
sequential circuit design		 0.011961
On Internal Variable Assignments for Sequential Switching Circuits · IRE Trans. Electron. Comput. 1961
Electronic design automation › logic synthesis
state assignment		 0.011961
On Internal Variable Assignments for Sequential Switching Circuits · IRE Trans. Electron. Comput. 1961
Integrated circuit design
digital circuit design		 0.011961
On Internal Variable Assignments for Sequential Switching Circuits · IRE Trans. Electron. Comput. 1961
Integrated circuit design › digital circuit design › switching circuits
sequential switching circuit		 0.011961
On Internal Variable Assignments for Sequential Switching Circuits · IRE Trans. Electron. Comput. 1961
YearPublicationVenuePosition
1961 On Internal Variable Assignments for Sequential Switching Circuits
R. Bianchini, C. Freiman
 IRE Trans. Electron. Comput.2