Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

G. J. Prom

dblp:189/4972 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1956
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
digital circuit design
0.011956
Junction Transistor Switching Circuits for High-Speed Digital Computer Applications · IRE Trans. Electron. Comput. 1956
Integrated circuit design › digital circuit design
high-speed digital circuits
0.011956
Junction Transistor Switching Circuits for High-Speed Digital Computer Applications · IRE Trans. Electron. Comput. 1956

Methods — techniques the papers use, named apart from their topics

flip-flop design · 0.0circuit design · 0.0
YearPublicationVenuePosition
1956 Junction Transistor Switching Circuits for High-Speed Digital Computer Applications
abstract
This paper describes junction transistor switching circuits capable of reliable operation at a clock rate of one megacycle. These circuits, consisting of a flip-flop, a gated pulse amplifier, and diode gates, consume a minimum of power and operate over a temperature range of -55° C to +85°C with complete transistor interchangeability. Applications of these circuits to binary counters, shift registers, and accumulators are also presented.
G. J. Prom, R. L. Crosby
IRE Trans. Electron. Comput.1