Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Dileep A. Divekar

dblp:20/6117 · DBLP profile ↗
← Back
5ranked-venue papers
3as first author
0since 2021 · last 1993
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Integrated circuit design · 68% Electronic design automation · 32%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits
0.031984
A Depletion-Mode MOSFET Model for Circuit Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Electronic design automation
circuit simulation
0.031984
A Depletion-Mode MOSFET Model for Circuit Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.021984
A Depletion-Mode MOSFET Model for Circuit Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › semiconductor device modeling
transistor modeling
0.021984
A Depletion-Mode MOSFET Model for Circuit Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › analog and mixed-signal circuits › device modeling
MOSFET model
0.011984
A Depletion-Mode MOSFET Model for Circuit Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Electronic design automation › circuit analysis
statistical circuit analysis
0.011984
DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1984
Integrated circuit design › analog and mixed-signal circuits › device modeling
bipolar transistor modeling
0.011982
Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982

Methods — techniques the papers use, named apart from their topics

worst-case analysis · 0.0parameter correlation · 0.0monte carlo simulation · 0.0charge-voltage relationships · 0.0charge-based capacitance model · 0.0parameter extraction · 0.0avalanche generation model · 0.0
YearPublicationVenuePosition
1993 A Method for Improving the Efficiency of Simulating Large Electronic Circuits
H. Song, Dileep A. Divekar, L. Mills
ISCAS2
1989 Thermal analysis in SPICE
abstract
A discussion is presented of the implementation of thermal analysis in SPICE that analyzes the circuit by computing stability temperatures for each device at operating point in DC analysis. Conditions for thermal instability or thermal runway are discussed along with a critique of the current temperature models for some of the devices in SPICE. Thermal instability analysis, also implemented in SPICE, points out the specific devices in the circuit that lead to thermal instability.>
Rao Prakash Pokala, Dileep A. Divekar
ICCAD2
1984 DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example
abstract
Statistical analysis simulates circuit performance variations caused by tolerance variations and other circuit production factors. The procedure of statistical circuit simulation is illustrated with the help of a simple circuit example. Measurements are made on a sample of this circuit. These measured results are compared with the simulation results from worst-case and statistical analyses without and with model parameter correlations for the devices used in the circuit. The necessity for properly including the model parameter correlations is evident from this comparison.
Dileep A. Divekar
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1984 A Depletion-Mode MOSFET Model for Circuit Simulation
abstract
A four-terminal model is formulated for the depletion-mode MOSFET using simple charge-voltage relationships. Different regions of operation are taken into account according to the surface conditions such as accumulation, depletion, and inversion. This simple formulation is then modified to account for the second-order effects such as mobility reduction, drift-velocity saturation, and channel length modulation. Simple expressions are used to express the model parameters in terms of device dimensions. A charge-based capacitance model is used to compute transient currents. The depletion-mode model is implemented in the circuit simulation program HP-SPICE and the simulation results are discussed.
Dileep A. Divekar, Richard I. Dowell
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1982 Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation
abstract
An avalanche generation model is developed and implemented in a circuit simulation program SLIC. The model provides accuracy, as well as simplicity in parameter extraction. Computer programs are developed for automated measurement and parameter determination of model coefficients. Comparison of measured and simulated results shows good agreement.
Dileep A. Divekar, R. E. Lovelace
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1