Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Berinder Brar

dblp:202/4327 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2008
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
bipolar integrated circuit
0.112008
InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies · Proc. IEEE 2008
Integrated circuit design › semiconductor devices
heterojunction bipolar transistor
0.112008
InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies · Proc. IEEE 2008
Integrated circuit design › analog and mixed-signal circuits
mixed-signal circuit design
0.012008
InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies · Proc. IEEE 2008

Methods — techniques the papers use, named apart from their topics

self-aligned dielectric sidewall processes · 0.1scaling roadmap analysis · 0.1
YearPublicationVenuePosition
2008 InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies
abstract
Indium phosphide heterojunction bipolar transistors (HBTs) find applications in very wide-band digital and mixed-signal integrated circuits (ICs). Devices fabricated in high-yield process flows at 500 nm feature size obtain 450 GHz cutoff frequencies and 5 V breakdown and enable high yield fabrication of integrated circuits having more than 3000 transistors. Laboratory devices at 250 nm feature size obtain 755 GHz . We describe device and circuit bandwidth limits associated with HBTs, develop scaling roadmaps for HBTs having lithographic minimum feature sizes between 512 and 64 nm, and identify key technological challenges in realizing 480-GHz digital ICs and 1000-GHz amplifiers. Key features of manufacturable self-aligned dielectric sidewall processes are described in detail.
Mark J. W. Rodwell, Minh Le, Berinder Brar
Proc. IEEE3
2008 Correction to "InP Bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies" [Feb 08 271-286]
abstract
In the above titled paper (ibid., vol. 96, no. 2, pp. 271-286, Feb 08), there are errors. Corrections are presented here.
Mark J. W. Rodwell, Minh Le, Berinder Brar
Proc. IEEE3
1999 Resonant Tunneling Technology for Mixed Signal and Digital Circuits in the 10-100 GHz Domain
abstract
The inherent bistability and picosecond time-scale switching of the resonant tunneling diode (RTD) provides an ideal element for the design of digital circuits and analog signal quantizers in the 10-100 GHz domain. New differential RTD-based circuits for quantizers and a first-order sigma-delta modulator capable of operating at 10 GHz and beyond are introduced.
Tom P. E. Broekaert, Berinder Brar, Frank J. Morris, Alan C. Seabaugh, Gary A. Frazier
Great Lakes Symposium on VLSI2