Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Fanfan Shen

dblp:205/7811 · DBLP profile ↗
← Back
11ranked-venue papers
4as first author
9since 2021 · last 2026
0000-0001-6143-672XORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 1 first-author · 3 since 2021Artificial intelligence and machine learning · 3 · 3 since 2021Databases, data management, data science and information retrieval · 2 · 2 first-author · 2 since 2021Computer networks · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 70% Processor architecture and microarchitecture · 23% Parallel and multicore computing · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
cache design
0.312017
Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches · IEEE Trans. Computers 2017
Memory systems › cache management
chip multiprocessor cache management
0.312017
Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches · IEEE Trans. Computers 2017
Processor architecture and microarchitecture
multicore design
0.312017
Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches · IEEE Trans. Computers 2017
Memory systems › cache design
non-uniform cache architecture
0.312017
Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches · IEEE Trans. Computers 2017
Parallel and multicore computing › parallel computing › parallel application performance
multithreaded application performance
0.112017
Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches · IEEE Trans. Computers 2017

Methods — techniques the papers use, named apart from their topics

thread criticality analysis · 0.3block replication · 0.3block migration · 0.3
YearPublicationVenuePosition
2026 FedDPKD: Federated learning with dual-phase knowledge distillation for label distribution skew
Fanfan Shen, Wenzhang Su, Zhiquan Liu 0001, Jun Feng 0007, Yanxiang He
Inf. Process. Manag.1
2026 HeliFed: A dual-helix framework for noise-robust federated learning
Fanfan Shen, Zhiquan Liu 0001, Jun Feng 0007, Yanxiang He
Inf. Sci.1
2025 NLAFE: Non-linear aspect-based sentiment feature enhancement combined with aspect cross attention
Jun Zhang 0058, Ze Kuang, Fanfan Shen, Yanxiang He
Expert Syst. Appl.4
2025 SPSRR: An Effective Streaming Multiprocessor Partitioning Based on On-chip Storage Resource Requirement of Kernels
Jizhen Wei, Fanfan Shen, Yanxiang He
J. Parallel Distributed Comput.3
2024 TPE-BFL: Training Parameter Encryption scheme for Blockchain based Federated Learning system
Fanfan Shen, Qiwei Liang, Lijie Hui, Bofan Yang, Jun Feng 0007, Yanxiang He
Comput. Networks1
2024 A dynamic multi-objective evolutionary algorithm with variable stepsize and dual prediction strategies
Hu Peng, Chen Pi, Jianpeng Xiong, Debin Fan, Fanfan Shen
Future Gener. Comput. Syst.5
2024 Hierarchical text classification with multi-label contrastive learning and KNN
abstract
Given the complicated label hierarchy, hierarchical text classification (HTC) has emerged as a challenging subtask in the realm of multi-label text classification. Existing methods enhance the quality of text representations by contrastive learning, but this supervised contrastive learning is designed for single-label setting and has two main limitations. On one hand, sample pairs with completely identical labels which should be treated as positive pairs are ignored. On the other hand, a simple pair is deemed as an absolutely positive or negative pair, which lacks consideration about the situation where sample pairs share some labels while having labels unique to each sample. Therefore, we propose a method combining multi-label contrastive learning with KNN (MLCL-KNN) for HTC. The proposed multi-label contrastive learning method can make text representations of sample pairs having more shared labels closer and separate those with no labels in common. During inference, we employ KNN to retrieve several neighbor samples and regard their labels as additional prediction, which is interpolated into the model output to further improve the performance of MLCL-KNN. Compared with the strongest baseline, MLCL-KNN achieves average improvements of 0.31%, 0.76%, 0.83%, and 0.43% on Micro-F1, Macro-F1, accuracy, and HiF respectively, which demonstrates its effectiveness.
Fanfan Shen, Yueshun He, Yanxiang He
Neurocomputing3
2024 Hierarchy-Aware and Label Balanced Model for Hierarchical Text Classification
Fanfan Shen, Chenxi Xia, Yanxiang He
Knowl. Based Syst.3
2021 Hybrid genetic algorithm with variable neighborhood search for multi-scale multiple bottleneck traveling salesmen problem
Xueshi Dong, Fanfan Shen
Future Gener. Comput. Syst.4
2019 Periodic learning-based region selection for energy-efficient MLC STT-RAM cache
Fanfan Shen, Yanxiang He, Jun Zhang 0058
J. Supercomput.1
2017 Thread Criticality Assisted Replication and Migration for Chip Multiprocessor Caches
abstract
Non-Uniform Cache Architecture (NUCA) is a viable solution to mitigate the problem of large on-chip wire delay due to the rapid increase in the cache capacity of chip multiprocessors (CMPs). Through partitioning the last-level cache (LLC) into smaller banks connected by on-chip network, the access latency will exhibit non-uniform distribution. Various works have well explored the NUCA design, including block migration, block replication and block searching. However, all of the previous mechanisms designed for NUCA are thread-oblivious when multi-threaded applications are deployed on CMP systems. Due to the interference on shared resources, threads often demonstrate unbalanced progress wherein the lagging threads with slow progress are more critical to overall performance. In this paper, we propose a novel NUCA design called thread Criticality Assisted Replication and Migration (CARM). CARM exploits the runtime thread criticality information as hints to adjust the block replication and migration in NUCA. Specifically, CARM aims at boosting parallel application execution through prioritizing block replication and migration for critical threads. Full-system experimental results show that CARM reduces the execution time of a set of PARSEC workloads by 13.7 and 6.8 percent on average compared with the tradition D-NUCA and Re-NUCA respectively. Moreover, CARM also consumes much less energy compared with the evaluated schemes.
Jianhua Li 0003, Minming Li, Chun Jason Xue, Fanfan Shen
IEEE Trans. Computers5