Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Sihang Hu

dblp:248/2303 · DBLP profile ↗
← Back
4ranked-venue papers
0as first author
3since 2021 · last 2025
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 3 · 3 since 2021Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
3 papers
Hardware security and side channels · 64% Security and privacy of machine learning · 25% Privacy and data protection · 11%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 100%

Topics — the 7 heaviest of 8, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › fault attacks › fault injection attack
bit-flip attack
1.722025
BitShield: Defending Against Bit-Flip Attacks on DNN Executables · NDSS 2025
Compiled Models, Built-In Exploits: Uncovering Pervasive Bit-Flip Attack Surfaces in DNN Executables · NDSS 2025
Hardware security and side channels
fault attacks
1.722025
BitShield: Defending Against Bit-Flip Attacks on DNN Executables · NDSS 2025
Compiled Models, Built-In Exploits: Uncovering Pervasive Bit-Flip Attack Surfaces in DNN Executables · NDSS 2025
Hardware accelerators and domain-specific architectures › machine learning accelerator
DNN accelerator
0.912025
Compiled Models, Built-In Exploits: Uncovering Pervasive Bit-Flip Attack Surfaces in DNN Executables · NDSS 2025
Hardware security and side channels › side-channel attack
cache side-channel attacks
0.812024
DeepCache: Revisiting Cache Side-Channel Attacks in Deep Neural Networks Executables · CCS 2024
Privacy and data protection › inference attack
DNN architecture inference
0.812024
DeepCache: Revisiting Cache Side-Channel Attacks in Deep Neural Networks Executables · CCS 2024
Security and privacy of machine learning
model stealing
0.812024
DeepCache: Revisiting Cache Side-Channel Attacks in Deep Neural Networks Executables · CCS 2024
Compilers and program optimization › deep learning compiler
deep learning compiler optimization
0.212024
DeepCache: Revisiting Cache Side-Channel Attacks in Deep Neural Networks Executables · CCS 2024

Methods — techniques the papers use, named apart from their topics

fault injection · 1.7prime+probe · 1.5contrastive learning · 1.5anomaly detection · 1.5fault injection defense · 0.9
YearPublicationVenuePosition
2025 Compiled Models, Built-In Exploits: Uncovering Pervasive Bit-Flip Attack Surfaces in DNN Executables
Yanzuo Chen, Zhibo Liu 0001, Yuanyuan Yuan 0001, Sihang Hu, Shuai Wang 0011
NDSS4
2025 BitShield: Defending Against Bit-Flip Attacks on DNN Executables
Yanzuo Chen, Yuanyuan Yuan 0001, Zhibo Liu 0001, Sihang Hu, Shuai Wang 0011
NDSS4
2024 DeepCache: Revisiting Cache Side-Channel Attacks in Deep Neural Networks Executables
abstract
Deep neural networks (DNN) are increasingly deployed in heterogeneous hardware, including high-performance devices like GPUs and low-power devices like mobile/IoT CPUs, FPGAs, and accelerators. In order to unlock the full performance potential of various hardware, deep learning (DL) compilers automatically optimize DNN inference computations and compile DNN models into DNN executables for efficient computations across hardware backends. As valuable intellectual properties, DNN architectures are one primary attack target. Since previous works already demonstrate the abuse of cache side channels to steal DNN architectures from DL frameworks (e.g., PyTorch and TensorFlow), we first study using those known side-channel attacks against DNN executables. We find that attacking DNN executables presents unique challenges, and existing works can hardly apply. Particularly, DNN executables exhibit a standalone paradigm that largely reduces cache side channel attack surfaces. Meanwhile, cache side channels capture only limited behaviors of the whole DNN execution while facing daunting technical challenges (e.g., noise and low time resolution). However, we unveil a unique attack vector in DNN executables, such that the cache-aware optimizations, which are extensively employed by contemporary DL compilers to harvest the full potentials of hardware, would result in distinguishable DNN operator cache access patterns, making model architecture recovery possible. We propose DeepCache, an end-to-end side channel attack framework, to infer DNN model architectures from DNN executables. DeepCache \ leverages cache side channels as the attacking primitives and combines contrastive learning and anomaly detection to enable precise inference. Our evaluation using the standard Prime+Probe shows that DeepCache \ yields a high accuracy in exploiting complex DNN executables under both the basic L1 cache attack and the more practical but challenging last level cache (LLC) attack settings.
Zhibo Liu 0001, Yuanyuan Yuan 0001, Yanzuo Chen, Sihang Hu, Shuai Wang 0011
CCS4
2019 DUSKG: A fine-grained knowledge graph for effective personalized service recommendation
Haifang Wang, Zhongjie Wang 0003, Sihang Hu, Xiaofei Xu 0001, Shiping Chen 0001, Zhiying Tu
Future Gener. Comput. Syst.3