Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Donglin Bai

dblp:256/0324 · DBLP profile ↗
← Back
5ranked-venue papers
1as first author
4since 2021 · last 2025
0000-0002-3655-8677ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 since 2021Artificial intelligence and machine learning · 2 · 1 first-author · 1 since 2021Graphics, computer vision, multimedia, augmented reality and games · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Hardware accelerators and domain-specific architectures · 37% High-performance computing · 33% GPUs and heterogeneous computing · 26%
Artificial intelligence
2 papers
Video understanding and tracking · 41% Efficient and distributed learning · 36% Vision and language · 12%

Topics — the 11 heaviest of 12, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
High-performance computing
stencil computation
1.622025
FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units · PPoPP 2025
ConvStencil: Transform Stencil Computation to Matrix Multiplication on Tensor Cores · PPoPP 2024
GPUs and heterogeneous computing › GPU computing
tensor cores
1.622025
FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units · PPoPP 2025
ConvStencil: Transform Stencil Computation to Matrix Multiplication on Tensor Cores · PPoPP 2024
Hardware accelerators and domain-specific architectures › scientific computing accelerator
stencil computation acceleration
0.912025
FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units · PPoPP 2025
Machine learning › Efficient and distributed learning
model compression
0.812024
Long Exposure: Accelerating Parameter-Efficient Fine-Tuning for LLMs under Shadowy Sparsity · SC 2024
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.812024
Long Exposure: Accelerating Parameter-Efficient Fine-Tuning for LLMs under Shadowy Sparsity · SC 2024
Hardware accelerators and domain-specific architectures › sparsity exploitation
sparse tensor computation
0.812024
Long Exposure: Accelerating Parameter-Efficient Fine-Tuning for LLMs under Shadowy Sparsity · SC 2024
Computer vision › Vision and language › vision-language model
multimodal large language model
0.312025
StreamMind: Unlocking Full Frame Rate Streaming Video Dialogue through Event-Gated Cognition · ICCV 2025
Memory systems
memory-bound computation
0.312025
FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units · PPoPP 2025
High-performance computing › performance optimization
shared memory optimization
0.312025
FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units · PPoPP 2025
Natural language and speech › Language models and text generation
large language model fine-tuning
0.212024
Long Exposure: Accelerating Parameter-Efficient Fine-Tuning for LLMs under Shadowy Sparsity · SC 2024
High-performance computing
scientific computing
0.212024
ConvStencil: Transform Stencil Computation to Matrix Multiplication on Tensor Cores · PPoPP 2024

Methods — techniques the papers use, named apart from their topics

sparsity exploitation · 1.5sequence-oriented prediction · 1.5dynamic-aware operators · 1.5temporal fusion · 0.9kernel fusion · 0.9event-gated processing · 0.9FFT · 0.9matrix multiplication transformation · 0.8
YearPublicationVenuePosition
2025 StreamMind: Unlocking Full Frame Rate Streaming Video Dialogue through Event-Gated Cognition
Hao Wu 0067, Yifan Yang 0004, Shiqi Jiang 0002, Qianxi Zhang, Donglin Bai, Zhibo Chen 0001, Ting Cao 0003
ICCV6
2025 FlashFFTStencil: Bridging Fast Fourier Transforms to Memory-Efficient Stencil Computations on Tensor Core Units
abstract
While Tensor Core Units (TCUs) excel in AI tasks, their application to HPC algorithms like stencil computations faces significant challenges due to sparsity, which leads to underutilization and exacerbates memory-bound limitations. This paper introduces FlashFFTStencil1, a memory-efficient stencil computing system designed to bridge FFT to fully-dense stencil computations on TCUs. Aimed at bound shifting, FlashFFTStencil comprises three key techniques: Kernel Tailoring on HBM fuses distinct kernels to enhance parallelism while reducing memory transfer and footprint; Architecture Aligning on SMEM restructures FFT-based stencil computations into dense matrix multiplications tailored for shared memory architecture; Computation Streamlining on TCU optimizes TCU utilization and thread parallelism by minimizing pipeline stalls and maximizing register reuse. Notably, a distinctive extension is FlashFFTStencil's ability to enable theoretically unrestricted temporal fusion by FFT. Results show that FlashFFTStencil achieves effective sparsity-free bound shifting, with an average speedup of 2.57x over the state-of-the-art. FlashFFTStencil pioneers a new era in unifying computational patterns within the HPC landscape and bridges them with cutting-edge AI-driven hardware innovations like TCUs.
Haozhi Han, Kun Li 0016, Donglin Bai, Yiwei Zhang 0009, Yunquan Zhang, Ting Cao 0003, Mao Yang 0004
PPoPP4
2024 ConvStencil: Transform Stencil Computation to Matrix Multiplication on Tensor Cores
abstract
Tensor Core Unit (TCU) is increasingly integrated into modern high-performance processors to enhance matrix multiplication performance. However, constrained to its over-specification, its potential for improving other critical scientific operations like stencil computations remains untapped.
Yuetao Chen, Kun Li 0016, Donglin Bai, Lei Wang 0222, Lingxiao Ma, Yunquan Zhang, Ting Cao 0003, Mao Yang 0004
PPoPP4
2024 Long Exposure: Accelerating Parameter-Efficient Fine-Tuning for LLMs under Shadowy Sparsity
abstract
The adaptation of pre-trained large language models (LLMs) to diverse downstream tasks via fine-tuning is critical for numerous applications. However, the inefficiency of parameterefficient fine-tuning (PEFT) techniques presents significant challenges in terms of time investments and operational costs. In this paper, we first introduce a nuanced form of sparsity, termed Shadowy Sparsity, which is distinctive in fine-tuning and has not been adequately addressed for acceleration. Under Shadowy Sparsity, we propose Long Exposure1, an efficient system to accelerate PEFT for LLMs. Long Exposure comprises three key components: Shadowy-sparsity Exposer employs a prolonged sensing range to capture more sparsity details under shadowy sparsity; Sequence-oriented Predictor provides efficient yet accurate predictions to handle large sequence inputs and constantly-evolving parameters; and Dynamic-aware Operator facilitates more structured computational patterns and coalesced memory accesses, addressing dynamic sparse operations. Extensive evaluations show that Long Exposure outperforms state-of-the-arts with up to a $2.49 \times$ speedup in end-to-end fine-tuning, offering promising advancements in accelerating PEFT for LLMs.1Long Exposure is available at https://github.com/HPHEX/LongExposure.
Tuowei Wang, Kun Li 0016, Zixu Hao, Donglin Bai, Ju Ren 0001, Yaoxue Zhang, Ting Cao 0003, Mao Yang 0004
SC4
2019 Combining Fisheye Camera with Odometer for Autonomous Parking
Donglin Bai, Jianbo Su
ICONIP (4)1