Demo Data from SIGIR 2026 / reviewers in the wild / expert
Abel Mulugeta Eneyew
dblp:260/5786
· DBLP profile ↗
1ranked-venue papers
0as first author
0since 2021 · last 2020
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
1 paper |
Reconfigurable computing and FPGAs · 44% Cloud and datacenter computing · 44% Hardware accelerators and domain-specific architectures · 13% |
Topics — the 3 heaviest of 3, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Reconfigurable computing and FPGAs
FPGA virtualization |
0.4 | 1 | 2020 | A Hypervisor for Shared-Memory FPGA Platforms · ASPLOS 2020 |
Cloud and datacenter computing
virtualization |
0.4 | 1 | 2020 | A Hypervisor for Shared-Memory FPGA Platforms · ASPLOS 2020 |
Hardware accelerators and domain-specific architectures › accelerator orchestration
accelerator sharing |
0.1 | 1 | 2020 | A Hypervisor for Shared-Memory FPGA Platforms · ASPLOS 2020 |
Methods — techniques the papers use, named apart from their topics
page table slicing · 0.4multiplexer tree · 0.4accelerator preemption · 0.4
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2020 | A Hypervisor for Shared-Memory FPGA PlatformsabstractCloud providers widely deploy FPGAs as application-specific accelerators for customer use. These providers seek to multiplex their FPGAs among customers via virtualization, thereby reducing running costs. Unfortunately, most virtualization support is confined to FPGAs that expose a restrictive, host-centric programming model in which accelerators cannot issue direct memory accesses (DMAs). The host-centric model incurs high runtime overhead for workloads that exhibit pointer chasing. Thus, FPGAs are beginning to support a shared-memory programming model in which accelerators can issue DMAs. However, virtualization support for shared-memory FPGAs is limited. This paper presents Optimus, the first hypervisor that supports scalable shared-memory FPGA virtualization. Optimus offers both spatial multiplexing and temporal multiplexing to provide efficient and flexible sharing of each accelerator on an FPGA. To share the FPGA-CPU interconnect at a high clock frequency, Optimus implements a multiplexer tree. To isolate each guest's address space, Optimus introduces the technique of page table slicing as a hardware-software co-design. To support preemptive temporal multiplexing, Optimus provides an accelerator preemption interface. We show that Optimus supports eight physical accelerators on a single FPGA and improves the aggregate throughput of twelve real-world benchmarks by 1.98x-7x. Jiacheng Ma 0001, Gefei Zuo, Kevin Loughlin, Xiaohe Cheng, Yanqiang Liu, Abel Mulugeta Eneyew, Zhengwei Qi, Baris Kasikci |
ASPLOS | 6 |