Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Gina Sohn

dblp:291/3412 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
4since 2021 · last 2026
0009-0006-1899-1043ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 1 first-author · 4 since 2021Software engineering, systems software and programming languages · 2 · 1 first-author · 2 since 2021Databases, data management, data science and information retrieval · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
4 papers
Hardware accelerators and domain-specific architectures · 47% Performance modeling and evaluation · 24% Parallel and multicore computing · 14%
Network and information security
1 paper
Cryptographic primitives and cryptanalysis · 100%

Topics — the 12 heaviest of 15, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › spatial architecture
spatial dataflow accelerator
1.012026
Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism · ASPLOS (2) 2026
Electronic design automation › hardware simulation
dataflow simulation
0.812024
The Dataflow Abstract Machine Simulator Framework · ISCA 2024
Performance modeling and evaluation › simulation › discrete-event simulation
parallel discrete event simulation
0.812024
The Dataflow Abstract Machine Simulator Framework · ISCA 2024
Performance modeling and evaluation
simulation
0.812024
The Dataflow Abstract Machine Simulator Framework · ISCA 2024
Cryptographic primitives and cryptanalysis › homomorphic encryption
fully homomorphic encryption
0.612022
ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse · MICRO 2022
Cryptographic primitives and cryptanalysis
homomorphic encryption
0.612022
ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse · MICRO 2022
Hardware accelerators and domain-specific architectures
cryptographic accelerator
0.612022
ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse · MICRO 2022
Hardware accelerators and domain-specific architectures › cryptographic accelerator
homomorphic encryption accelerator
0.612022
ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse · MICRO 2022
Hardware accelerators and domain-specific architectures › machine learning accelerator
DNN training accelerator
0.512021
Behemoth: A Flash-centric Training Accelerator for Extreme-scale DNNs · FAST 2021
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.512021
Behemoth: A Flash-centric Training Accelerator for Extreme-scale DNNs · FAST 2021
Performance modeling and evaluation › simulation › architectural simulation
accelerator simulation
0.212024
The Dataflow Abstract Machine Simulator Framework · ISCA 2024
Storage systems
flash and SSD
0.112021
Behemoth: A Flash-centric Training Accelerator for Extreme-scale DNNs · FAST 2021

Methods — techniques the papers use, named apart from their topics

runtime data generation · 1.1inter-operation key reuse · 1.1base conversion · 1.1automorphism · 1.1cycle-approximate simulation · 1.0time-multiplexing · 0.8communicating sequential processes · 0.8number-theoretic transform · 0.6number theoretic transform · 0.6
YearPublicationVenuePosition
2026 Streaming Tensor Programs: A Streaming Abstraction for Dynamic Parallelism
abstract
Dynamic behaviors are becoming prevalent in tensor applications, like machine learning, where many widely used models contain data-dependent tensor shapes and control flow. However, the limited expressiveness of prior programming abstractions for spatial dataflow accelerators (SDAs) forces these dynamic behaviors to be implemented statically and/or unoptimized. To address these challenges, we present Streaming Tensor Programs (STeP), a streaming abstraction that enables dynamic tensor workloads to run efficiently on SDAs. STeP introduces flexible routing operators, an explicit memory hierarchy, and symbolic-shape semantics that expose dynamic data rates and tensor dimensions. These capabilities unlock new optimizations, like dynamic tiling, dynamic parallelization, and configuration time-multiplexing, that adapt SDA execution to dynamic behaviors while preserving dataflow efficiency. Using a cycle-approximate simulator on representative LLM layers and a full model with real-world traces, STeP enables: dynamic tiling that breaks the Pareto-optimal frontier from prior work, dynamic parallelization that improves latency by ~2.72x, and configuration time-multiplexing that increases compute utilization by ~2.64x over prior SDA abstractions and their implementations.
Gina Sohn, Genghan Zhang, Konstantin Hoßfeld, Jungwoo Kim 0002, Nathan Sobotka, Nathan Zhang, Olivia Hsu, Kunle Olukotun
ASPLOS (2)1
2024 The Dataflow Abstract Machine Simulator Framework
abstract
The growing interest in novel dataflow architectures and streaming execution paradigms has created the need for a simulator optimized for modeling dataflow systems. To fill this need, we present three new techniques that make it feasible to simulate complex systems consisting of thousands of components. First, we introduce an interface based on Communicating Sequential Processes which allows users to simultaneously describe functional and timing characteristics. Second, we introduce a scalable point-to-point synchronization scheme that avoids global synchronization. Finally, we demonstrate a technique to exploit slack in the simulated system, such as FIFOs, to increase simulation parallelism. We implement these techniques in the Dataflow Machine (DAM), a parallel simulator framework for dataflow systems. We demonstrate the benefits of using DAM by highlighting three case studies using the framework. First, we use DAM directly as an exploration tool for streaming algorithms on dataflow hardware. We simulate two different implementations of the attention algorithm used in large language models, and use DAM to show that the second implementation only requires a constant amount of local memory. Second, we re-implement a simulator for a sparse tensor algebra accelerator, resulting in $57 \%$ less code and a simulation speedup of up to four orders of magnitude. Finally, we demonstrate a general technique for time-multiplexing real hardware to simulate multiple virtual copies of the hardware using DAM.
Nathan Zhang, Rubens Lacouture, Gina Sohn, Paul Mure, Qizheng Zhang, Fredrik Kjolstad, Kunle Olukotun
ISCA3
2022 ARK: Fully Homomorphic Encryption Accelerator with Runtime Data Generation and Inter-Operation Key Reuse
abstract
Homomorphic Encryption (HE) is one of the most promising post-quantum cryptographic schemes that enable privacy-preserving computation on servers. However, noise accumulates as we perform operations on HE-encrypted data, restricting the number of possible operations. Fully HE (FHE) removes this restriction by introducing the bootstrapping operation, which refreshes the data; however, FHE schemes are highly memory-bound. Bootstrapping, in particular, requires loading GBs of evaluation keys and plaintexts from offchip memory, which makes FHE acceleration fundamentally bottlenecked by the off-chip memory bandwidth.In this paper, we propose ARK, an Accelerator for FHE with Runtime data generation and inter-operation Key reuse. ARK enables practical FHE workloads with a novel algorithm-architecture co-design to accelerate bootstrapping. We first eliminate the off-chip memory bandwidth bottleneck through runtime data generation and inter-operation key reuse. This approach enables ARK to fully exploit on-chip memory by substantially reducing the size of the working set. On top of such algorithmic enhancements, we build ARK microarchitecture that minimizes on-chip data movement through an efficient, alternating data distribution policy based on the data access patterns and a streamlined dataflow organization of the tailored functional units – including base conversion, number-theoretic transform, and automorphism units. Overall, our codesign effectively handles the heavy computation and data movement overheads of FHE, drastically reducing the cost of HE operations, including bootstrapping.
Jongmin Kim 0007, Gwangho Lee, Sangpyo Kim, Gina Sohn, Minsoo Rhu, John Kim 0001, Jung Ho Ahn
MICRO4
2021 Behemoth: A Flash-centric Training Accelerator for Extreme-scale DNNs
Shine Kim, Yunho Jin, Gina Sohn, Jonghyun Bae, Tae Jun Ham, Jae W. Lee
FAST3