Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yunzhen Luo

dblp:300/7187 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
4since 2021 · last 2025
0000-0001-6143-2315ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author · 2 since 2021Computer networks · 2 · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 93% Memory systems · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › sparsity exploitation
bit-level sparsity exploitation
0.912025
BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks · IEEE Trans. Computers 2025
Hardware accelerators and domain-specific architectures › machine learning accelerator
bit-serial accelerator
0.912025
BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks · IEEE Trans. Computers 2025
Hardware accelerators and domain-specific architectures › machine learning accelerator
graph neural network accelerator
0.912025
BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks · IEEE Trans. Computers 2025
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.912025
BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks · IEEE Trans. Computers 2025
Memory systems › memory access optimization
DRAM access reduction
0.312025
BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks · IEEE Trans. Computers 2025

Methods — techniques the papers use, named apart from their topics

sparse bit-counting · 0.9graph partitioning · 0.9bit-serial computation · 0.9
YearPublicationVenuePosition
2025 BEAST-GNN: A United Bit Sparsity-Aware Accelerator for Graph Neural Networks
abstract
Graph Neural Networks (GNNs) excel in processing graph-structured data, making them attractive and promising for tasks such as recommender systems and traffic forecasting. However, GNNs’ irregular computational patterns limit their ability to achieve low latency and high energy efficiency, particularly in edge computing environments. Current GNN accelerators predominantly focus on value sparsity, underutilizing the potential performance gains from bit-level sparsity. However, applying existing bit-serial accelerators to GNNs presents several challenges. These challenges arise from GNNs’ more complex data flow compared to conventional neural networks, as well as difficulties in data localization and load balancing with irregular graph data.To address these challenges, we propose BEAST-GNN, a bit-serial GNN accelerator that fully exploits bit-level sparsity. BEAST-GNN introduces streamlined sparse-dense bit matrix multiplication for optimized data flow, a column-overlapped graph partitioning method to enhance data locality by reducing memory access inefficiencies, and a sparse bit-counting strategy to ensure balanced workload distribution across processing elements (PEs). Compared to state-of-the-art accelerators, including HyGCN, GCNAX, Laconic, GROW, I-GCN, SGCN, and MEGA, BEAST-GNN achieves speedups of 21.7 ×, 6.4×, 10.5×, 3.7×, 4.0×, 3.3×, and 1.4× respectively, while also reducing DRAM access by 36.3×, 7.9×, 6.6×, 3.9×, 5.38×, 3.37×, and 1.44×. Additionally, BEAST-GNN consumes only 4.8%, 12.4%, 19.6%, 27.7%, 17.0%, 26.5%, and 82.8% of the energy required by these architectures.
Yunzhen Luo, Yan Ding 0004, Zhuo Tang, Keqin Li 0001, Kenli Li 0001, Chubo Liu
IEEE Trans. Computers1
2024 BatOpt: Optimizing GPU-Based Deep Learning Inference Using Dynamic Batch Processing
abstract
Deep learning (DL) has been applied in billions of mobile devices due to its astonishing performance in image, text, and audio processing. However, limited by the computing capability of mobile devices, a large amount of DL inference tasks need to be offloaded to edge or cloud servers, which makes powerful GPU servers are struggling to ensure the quality of service(QoS). To better utilize the highly parallel computing architecture of GPU to improve the QoS, we propose BatOpt, a framework that uses dynamic batch processing to strike a good balance between service latency and GPU memory usage in DL inference services. Specifically, BatOpt innovatively models the DL inference service as a$M/G(a,b)/1/N$queue, with the consideration of stochastic task arrivals, which enables it to predict the service latency accurately in different system states. Furthermore, we propose an optimization algorithm to trade off the service latency and GPU memory usage in different system states by analyzing the queueing model. We have implemented BatOpt on Pytorch and evaluated it on an RTX 2080 GPU using real DL models. BatOpt brings up to 31x and 4.3x times performance boost in terms of service latency, compared to single-input and fixed-batch-size strategies, respectively. And BatOpt's maximum GPU memory usage is only 0.3x that of greedy-dynamic-batch-size strategy on the premise of the same service latency.
Yunzhen Luo, Yanbo Wang 0003, Xiaoyan Kui, Ju Ren 0001
IEEE Trans. Cloud Comput.2
2022 Deep action: A mobile action recognition framework using edge offloading
Heguo Zhang, Sijing Duan, Yunzhen Luo, Fucheng Jia
Peer-to-Peer Netw. Appl.4
2021 Optimizing Federated Learning on Device Heterogeneity with A Sampling Strategy
abstract
Federated learning (FL) is a novel machine learning that performs distributed training locally on devices and aggregating the local models into a global one. The limited network bandwidth and the tremendous amount of model data that need to be transported bring up expensive communication cost. Meanwhile, heterogeneity in the devices’ local datasets and computation power exerts a huge influence on the performance of FL. To address these issues, we provide an empirical and mathematical analysis of device heterogeneity on the performance of model convergence and quality, then propose a holistic design to efficiently sample devices. Furthermore, we design a dynamic strategy to further speed up convergence and propose the FedAgg algorithm to alleviate the deviation caused by device heterogeneity. With extensive experiments performed in PyTorch, we show that the number of communication rounds required in FL can be reduced by up to 52% on the MNIST dataset, 32% on CIFAR-10, and 28% on FashionMNIST in comparison to the Federated Averaging algorithm.
Xiaohui Xu, Sijing Duan, Yunzhen Luo
IWQoS4