Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Christos Katsakioris

dblp:322/0788 · DBLP profile ↗
← Back
5ranked-venue papers
2as first author
5since 2021 · last 2025
0000-0002-9634-2835ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 2 first-author · 4 since 2021Databases, data management, data science and information retrieval · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Memory systems · 47% Cloud and datacenter computing · 25% Performance modeling and evaluation · 16%
Software engineering, system software, and programming languages
1 paper
Runtime systems and virtual machines · 100%

Topics — the 8 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › memory management › virtual memory
address translation
0.812024
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes · MICRO 2024
Cloud and datacenter computing
serverless computing
0.812024
FaaSRail: Employing Real Workloads to Generate Representative Load for Serverless Research · HPDC 2024
Memory systems › virtual memory management
TLB coalescing
0.812024
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes · MICRO 2024
Memory systems › memory management
virtual memory
0.812024
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes · MICRO 2024
Performance modeling and evaluation
workload characterization
0.812024
FaaSRail: Employing Real Workloads to Generate Representative Load for Serverless Research · HPDC 2024
Cloud and datacenter computing
virtualization
0.212024
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes · MICRO 2024
Cloud and datacenter computing › virtualization › memory virtualization
virtualized memory management
0.212024
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes · MICRO 2024
Runtime systems and virtual machines › dynamic compilation
run-time code generation
0.212022
Enabling Transparent Acceleration of Big Data Frameworks using Heterogeneous Hardware · Proc. VLDB Endow. 2022

Methods — techniques the papers use, named apart from their topics

co-designed execution model · 1.1JIT compilation · 1.1trace-driven workload generation · 0.8TLB miss sampling · 0.8OS memory management · 0.8
YearPublicationVenuePosition
2025 SnapBPF: Exploiting eBPF for Serverless Snapshot Prefetching
abstract
In this work, we design SnapBPF, an eBPF-based snapshot prefetching mechanism, targeting VM-sandboxed serverless functions, which enables the efficient capture and prefetching of function working sets in kernel-space. SnapBPF deduplicates function working sets in memory and obviates the need for separately serializing them on disk. We complement SnapBPF with a lightweight paravirtualized interface to efficiently handle VM-sandbox memory allocations without requiring any snapshot pre-processing. Our evaluation shows that SnapBPF is able to match and improve state-of-the-art performance with regard to i) function invocation latency and ii) memory usage for concurrent function invocations, without separately serializing working sets on disk or requiring any preemptive snapshot scanning.
Stratos Psomadakis, Dimitris Siakavaras, Chloe Alverti, Symeon Porgiotis, Orestis Lagkas Nikolos, Christos Katsakioris, Konstantinos Nikas, Georgios I. Goumas, Nectarios Koziris
HotStorage6
2024 FaaSRail: Employing Real Workloads to Generate Representative Load for Serverless Research
abstract
With the proliferation of Serverless Computing, the Function-asa-Service (FaaS) paradigm is nowadays ubiquitous. As a result, the domain has attracted extensive research, both in industry and academia, identifying opportunities and addressing limitations across all aspects of this new Cloud paradigm. Recently, FaaS providers have released production workload traces of their commercial platforms. These expose important characteristics, such as the execution time of function invocations, their number and the distribution of their inter-arrival times, which must be taken into account for a concrete evaluation of innovative solutions. Nevertheless, the Serverless ecosystem still lacks a unified evaluation methodology based on such information.
Christos Katsakioris, Chloe Alverti, Konstantinos Nikas, Dimitris Siakavaras, Stratos Psomadakis, Nectarios Koziris
HPDC1
2024 Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes
abstract
Large pages have been the de facto mitigation technique to address the translation overheads of virtual memory, with prior work mostly focusing on the large page sizes supported by the x86 architecture, i.e., 2MiB and IGiB. ARMv8-A and RISC- V support additional intermediate translation sizes, i.e., 64KiB and 32MiB, via OS-assisted TLB coalescing, but their performance potential has largely fallen under the radar due to the limited system software support. In this paper, we propose Elastic Translations (ET), a holistic memory management solution, to fully explore and exploit the aforementioned translation sizes for both native and virtualized execution. ET implements mechanisms that make the OS memory manager coalescing- aware, enabling the transparent and efficient use of intermediate- sized translations. ET also employs policies to guide translation size selection at runtime using lightweight HW -assisted TLB miss sampling. We design and implement ET for ARMv8-A in Linux and KVM. Our real-system evaluation of ET shows that ET improves the performance of memory intensive workloads by up to 39 % in native execution and by 30 % on average in virtualized execution.
Stratos Psomadakis, Chloe Alverti, Vasileios Karakostas, Christos Katsakioris, Dimitris Siakavaras, Konstantinos Nikas, Georgios I. Goumas, Nectarios Koziris
MICRO4
2022 FaaS in the age of (sub-)μs I/O: a performance analysis of snapshotting
abstract
Although serverless computing brings major benefits to developers, the widespread adoption of Function-as-a-Service (FaaS) creates severe challenges for the cloud providers. Irregularity in function invocation patterns and the high cost of cold starts has led them to allocate precious DRAM resources to keep function instances always warm, a clearly sub-optimal and inflexible approach. To cope with this issue, both state-of-the-art and state-of-practice approaches consider snapshotting as a viable mitigation, thus directly associating cold start latency with storage performance.
Christos Katsakioris, Chloe Alverti, Vasileios Karakostas, Konstantinos Nikas, Georgios I. Goumas, Nectarios Koziris
SYSTOR1
2022 Enabling Transparent Acceleration of Big Data Frameworks using Heterogeneous Hardware
abstract
The ever-increasing demand for high performance Big Data analytics and data processing, has paved the way for heterogeneous hardware accelerators, such as Graphics Processing Units (GPUs) and Field Programmable Gate Arrays (FPGAs), to be integrated into modern Big Data platforms. Currently, this integration comes at the cost of programmability since the end-user Application Programming Interface (APIs) must be altered to access the underlying heterogeneous hardware. For example, current Big Data frameworks, such as Apache Spark, provide a new API that combines the existing Spark programming model with GPUs. For other Big Data frameworks, such as Flink, the integration of GPUs and FPGAs is achieved via external API calls that bypass their execution models completely. In this paper, we rethink current Big Data frameworks from a systems and programming language perspective, and introduce a novel co-designed approach for integrating hardware acceleration into their execution models. The novelty of our approach is attributed to two key design decisions: a) support for arbitrary User Defined Functions (UDFs), and b) no modifications to the user level API. The proposed approach has been prototyped in the context of Apache Flink, and enables unmodified applications written in Java to run on heterogeneous hardware, such as GPU and FPGAs, transparently to the users. The performance evaluation of the proposed solution has shown performance speedups of up to 65x on GPUs and 184x on FPGAs for suitable workloads of standard benchmarks and industrial use cases against vanilla Flink running on traditional multi-core CPUs.
Maria Xekalaki, Juan José Fumero, Athanasios Stratikopoulos, Katerina Doka, Christos Katsakioris, Constantinos Bitsakos, Nectarios Koziris, Christos Kotselidis
Proc. VLDB Endow.5