Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hangfeng Gao

dblp:356/8059 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2023
0009-0000-8715-6486ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Cloud and datacenter computing · 77% Hardware accelerators and domain-specific architectures · 23%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Cloud and datacenter computing
datacenter network
0.712023
Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software · SIGCOMM 2023
Hardware accelerators and domain-specific architectures
network function acceleration
0.212023
Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software · SIGCOMM 2023

Methods — techniques the papers use, named apart from their topics

hardware offloading · 0.7
YearPublicationVenuePosition
2023 Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software
abstract
The vSwitch, as a critical component for Virtual Machine (VM) network connectivity in cloud environments, has prompted increasing attention towards its forwarding performance. While software optimization schemes have limitations in meeting the expanding network capacity demands [11, 12, 15, 17, 18], hardware offloading architectures leveraging SoC, FPGA, and ASIC have been proposed to transfer the match-action workload [1, 3, 6, 7, 13, 16], addressing the growing need for network capacity.
Xing Li 0007, Xiaochong Jiang, Lilong Chen, Tianyu Xu 0007, Chao Xu 0017, Longbiao Xiao, Fengmin Shi, Yi Wang 0004, Taotao Wu, Yilong Lv, Hangfeng Gao, Yisong Qiao, Hongwei Ding 0004, Yijian Dong, Chengkun Wei, Shunmin Zhu, Wenzhi Chen
SIGCOMM12