Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

K. C. Shashidhar

dblp:36/3876 · DBLP profile ↗
← Back
11ranked-venue papers
2as first author
0since 2021 · last 2014
0009-0008-5345-1039ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 9 · 2 first-authorSystems, architecture and hardware · 2 · 1 first-authorTheory of computation · 2Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
3 papers
Software testing · 40% Requirements engineering and software design · 37% Program verification · 12%
Computer architecture, parallel and distributed computing, and storage systems
3 papers
Embedded and real-time systems · 69% Electronic design automation · 31%

Topics — the 12 heaviest of 13, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Requirements engineering and software design › software architecture › component-based software engineering
component-based specification
0.112011
Iterative refinement of specification for component based embedded systems · ISSTA 2011
Requirements engineering and software design
formal specification
0.112011
Iterative refinement of specification for component based embedded systems · ISSTA 2011
Requirements engineering and software design
software architecture
0.112011
Iterative refinement of specification for component based embedded systems · ISSTA 2011
Program verification › refinement
specification refinement
0.112011
Iterative refinement of specification for component based embedded systems · ISSTA 2011
Software testing
black-box testing
0.112010
CoGenTe: a tool for code generator testing · ASE 2010
Software testing › compiler testing
code generator testing
0.112010
CoGenTe: a tool for code generator testing · ASE 2010
Software testing
test adequacy
0.112010
CoGenTe: a tool for code generator testing · ASE 2010
Electronic design automation › hardware verification and test
hardware verification
0.112009
Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models · CAV 2009
Embedded and real-time systems
model-based design
0.112009
Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models · CAV 2009
Software testing
test generation
0.112008
AutoMOTGen: Automatic Model Oriented Test Generator for Embedded Control Systems · CAV 2008
Embedded and real-time systems › real-time embedded systems
embedded control systems
0.112008
AutoMOTGen: Automatic Model Oriented Test Generator for Embedded Control Systems · CAV 2008
Embedded and real-time systems
embedded software
0.012011
Iterative refinement of specification for component based embedded systems · ISSTA 2011

Methods — techniques the papers use, named apart from their topics

formal methods · 0.2behavioral modeling · 0.2symbolic execution · 0.1
YearPublicationVenuePosition
2014 Automatic test case generation from Simulink/Stateflow models using model checking
abstract
SUMMARY Model‐based test generation techniques based on random input generation and guided simulation do not satisfy the demands of high test coverage and completeness guarantees as required by safety‐critical applications. Recently, test generation techniques based on model checking have been reported to bridge this gap. To evaluate the effectiveness of these techniques, an in‐house tool suite, AutoMOTGen, has been developed for Simulink/Stateflow and applied on real‐life case studies at General Motors. This paper outlines the test generation methodology of AutoMOTGen and gives a comparative study with a commercial, primarily random input‐based, test generation tool on the same set of examples. The results indicate that in terms of coverage, model checking‐based techniques complement the random input‐based techniques. In addition, they provide proofs for unreachability that can aid in debugging the models. Therefore, it is recommended that model checking‐based tools be utilized to complement and enhance the effectiveness of model‐based testing methods in safety‐critical systems engineering. Copyright © 2013 John Wiley & Sons, Ltd.
Swarup Mohalik, Ambar A. Gadkari, Anand Yeolekar, K. C. Shashidhar, S. Ramesh 0002
Softw. Test. Verification Reliab.4
2011 Iterative refinement of specification for component based embedded systems
abstract
The current practice of component based engineering raises concerns in industry when the specification of proprietary components suffers from inaccuracy and incompleteness. Engineers face difficulties in producing quality systems when they lack knowledge of the interoperability of components. In order to address this issue, we present a novel framework for iterative refinement of specification for component based systems. The novelty is the use of a preliminary behavioral model as a source for triggering refinement iterations. Moreover, it exploits rigorous formal techniques to achieve high-level system validation as an integral part of the refinement procedure. The framework has been evaluated on an automotive system in which the embedded software control units were developed by third-party vendors. The final results produced an improved formal system specification that identified several behaviors that were previously unknown.
Muzammil Shahbaz, K. C. Shashidhar, Robert Eschbach
ISSTA2
2010 CoGenTe: a tool for code generator testing
abstract
We present the CoGenTe tool for automated black-box testing of code generators. A code generator is a program that takes a model in a high-level modeling language as input, and outputs a program that captures the behaviour of the model. Thus, a code generator's input and output are complex objects having not just syntactic structure but execution semantics, too. Hence, traditional test generation methods that take only syntax into account are not effective in testing code generators. CoGenTe amends this by incorporating various coverage criteria over semantics. This enables it to generate test-cases with a higher potential of revealing subtle semantic errors in code generators. CoGenTe has uncovered such issues in widely used real-life code generators: (i) lexical analyzer generators Flex and JFlex, and (ii) The MathWorks' simulator/code generator for Stateflow.
A. C. Rajeev, Prahladavaradan Sampath, K. C. Shashidhar, S. Ramesh 0002
ASE3
2009 Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models
Aditya Kanade 0001, Rajeev Alur, Franjo Ivancic, S. Ramesh 0002, Sriram Sankaranarayanan 0001, K. C. Shashidhar
CAV6
2008 AutoMOTGen: Automatic Model Oriented Test Generator for Embedded Control Systems
Ambar A. Gadkari, Anand Yeolekar, J. Suresh, S. Ramesh 0002, Swarup Mohalik, K. C. Shashidhar
CAV6
2008 Symbolic analysis for improving simulation coverage of Simulink/Stateflow models
abstract
Aimed at verifying safety properties and improving simula-tion coverage for hybrid systems models of embedded control software, we propose a technique that combines numerical simulation and symbolic methods for computing state-sets. We consider systems with linear dynamics described in the commercial modeling tool Simulink/Stateflow. Given an ini-tial state x, and a discrete-time simulation trajectory, our method computes a set of initial states that are guaranteed to be equivalent to x, where two initial states are consid-ered to be equivalent if the resulting simulation trajectories contain the same discrete components at each step of the simulation. We illustrate the benefits of our method on two case studies. One case study is a benchmark proposed in the literature for hybrid systems verification and another is a Simulink demo model from Mathworks.
Rajeev Alur, Aditya Kanade 0001, S. Ramesh 0002, K. C. Shashidhar
EMSOFT4
2008 Behaviour Directed Testing of Auto-code Generators
abstract
This paper addresses the problem of testing auto-code generators. Auto-code generators take as input a model in certain modeling language, and produce as output a program that captures the execution semantics of the input-model. We focus on the problem of test specification for the purpose of automatically generating a test-suite. We propose a novel technique for test specification based on the execution behavior of models. We also propose an algorithm that uses such a behavioral test specification for directing test-case generation towards very specific behavioral patterns that we would like to exercise. We have implemented this technique, and have applied it for generating test-cases for a Stateflow auto-code generator.
Prahladavaradan Sampath, A. C. Rajeev, S. Ramesh 0002, K. C. Shashidhar
SEFM4
2007 Testing Model-Processing Tools for Embedded Systems
abstract
Model-based development is increasingly becoming the method of choice for developing embedded systems for applications in automotive and aerospace industries. It relies on tool-suites consisting of a variety of model-processing tools like simulators, model-translators and code-generators. The correctness of these tools used in the development process is a key requirement for safety critical applications. This paper proposes a novel testing methodology for the rigorous verification of model processing tools. The proposed methodology takes as input the syntactic and semantic meta-model of a modeling language, expressed in the form of inference rules. Using a coverage criteria over this meta-model, it generates test-models, and test-inputs for these test-models. Apart from testing the syntactic aspects of the translation, our method aims at testing subtle semantic interactions of the modeling language that are potentially mistranslated by the model-processing tools. We illustrate the methodology with a simple prototypical process calculus. We also report on the experiments carried out with Stateflow, a variant of hierarchical state-machines implemented in the Matlab/Simulink tool-suite
Prahladavaradan Sampath, A. C. Rajeev, S. Ramesh 0002, K. C. Shashidhar
IEEE Real-Time and Embedded Technology and Applications Symposium4
2007 How to Test Program Generators? A Case Study using flex
abstract
We address the problem of rigorous testing of program generators. Program generators are software that take as input a model in a certain modeling language, and produce as output a program that captures the execution semantics of the input-model. In this sense, program generators are also programs and, at first sight, the traditional techniques for testing programs ought to be applicable to program generators as well. However, the rich semantic structure of the inputs and outputs of program generators poses unique challenges that have so far not been addressed sufficiently in the testing literature. We present a novel automatic test-case generation method for testing program generators. It is based on both syntax and semantics of the modeling language, and can uncover subtle semantic errors in the program generator. We demonstrate our method on flex, a prototypical lexical analyzer generator.
Prahladavaradan Sampath, A. C. Rajeev, K. C. Shashidhar, S. Ramesh 0002
SEFM3
2005 Verification of Source Code Transformations by Program Equivalence Checking
K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens
CC1
2005 Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code
abstract
The development of energy and performance-efficient embedded software increasingly relies on the application of complex transformations on critical parts of the source code. Designers applying such nontrivial source code transformations are often faced with the problem of ensuring functional equivalence of the original and transformed programs. Currently, they have to rely on incomplete and time-consuming simulation. Formal automatic verification of the transformed program against the original is desirable instead. This calls for equivalence checking tools similar to the ones available for comparing digital circuits. We present such a tool to compare array-intensive programs related through a combination of important global transformations like expression propagations, loop and algebraic transformations. When the transformed program fails to pass the equivalence check, the tool provides specific feedback on the possible locations of errors.
K. C. Shashidhar, Maurice Bruynooghe, Francky Catthoor, Gerda Janssens
DATE1