Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Krishna Shenai

dblp:37/3405 · DBLP profile ↗
← Back
5ranked-venue papers
2as first author
0since 2021 · last 2019
0000-0001-9387-9293ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 3 · 2 first-authorSystems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 84% Hardware reliability and fault tolerance · 16%
Artificial intelligence
1 paper
Deep learning architectures and training · 100%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Energy systems and smart grids · 100%

Topics — the 4 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › power electronics
power converters
0.412019
High-Density Power Conversion and Wide-Bandgap Semiconductor Power Electronics Switching Devices · Proc. IEEE 2019
Integrated circuit design
power semiconductor devices
0.412019
High-Density Power Conversion and Wide-Bandgap Semiconductor Power Electronics Switching Devices · Proc. IEEE 2019
Energy systems and smart grids
power electronics
0.112019
High-Density Power Conversion and Wide-Bandgap Semiconductor Power Electronics Switching Devices · Proc. IEEE 2019
Integrated circuit design › semiconductor devices
wide bandgap semiconductor devices
0.112014
Rugged Electrical Power Switching in Semiconductors: A Systems Approach · Proc. IEEE 2014

Methods — techniques the papers use, named apart from their topics

technology review · 0.8statistical signal processing · 0.4physical model · 0.4artificial intelligence · 0.4stress testing · 0.2reliability-driven manufacturing · 0.2
YearPublicationVenuePosition
2019 High-Density Power Conversion and Wide-Bandgap Semiconductor Power Electronics Switching Devices
abstract
Power electronics switching devices made on wide-bandgap (WBG) semiconductors are known to have the potential to make a transformative impact on 21st century energy economy. However, their market penetration has been slow primarily due to high cost and unknown application-level reliability. This article presents a comprehensive report on the history, current state of the art, and impending challenges in WBG power semiconductor technologies in order to break open this gridlock.
Krishna Shenai
Proc. IEEE1
2019 Scanning the Issue
abstract
Remote sensing has evolved into a multidisciplinary field involving many different areas such as sensor technology, computing, and advanced applications. Information extraction now plays a fundamental role in the exploitation of the massive amount of data collected by earth observation instruments. In this Point of View, the authors analyze the evolution of this field, identifying three main phases in its development. The first period, which was marked by advances in digital signal processing, led to a significant development of statistical processing methods. The second phase was based on advances in physical models and brought an era of quantitative remote sensing which lasted until the first decade of this century. In the third and current period, information extraction techniques are gradually adopting advanced artificial intelligence models in an effort to cope with the tremendous increase in data volume. This article describes some of these recent advances and addresses challenges caused by the 4Vs (volume, velocity, variety, and veracity) of big data. Finally, the authors offer insight into future directions in this multidisciplinary field.
Bing Zhang 0001, Y. Zeng, Alexander B. Magoun, Zhengchao Chen, Dailiang Peng, Jón Atli Benediktsson, Bo Liu 0020, Lei Zou 0002, Jun Li 0009, Antonio Plaza, Krishna Shenai
Proc. IEEE13
2014 Rugged Electrical Power Switching in Semiconductors: A Systems Approach
abstract
Current status of wide bandgap (WBG) semiconductor material technology is evaluated for developing high-performance and reliable power electronics switching converters. The study takes into account field reliability of silicon power metal-oxide-semiconductor field-effect transistors (MOSFETs) in compact computer/telecom power supplies where residual material defects present in the silicon space-charge region were found to generate local microplasma that eventually caused power MOSFETs to fail under long-term repetitive field-switching conditions. It is shown that silicon power MOSFETs with increased low-level leakage currents are more prone to field failures in high-density power supplies. A new single-event burnout (SEB) stress testing methodology is proposed; the SEB stress test results are shown to correlate well with silicon power MOSFET failures in power supply circuits. Based on these results and the current state of the art of silicon carbide (SiC) and gallium nitride (GaN) power devices, a “reliability-driven” manufacturing approach is recommended for rapid commercialization and market penetration of WBG semiconductor power devices.
Krishna Shenai, Michael Dudley, Robert F. Davis
Proc. IEEE1
1999 Novel Design for Testability of a Mixed-Signal VLSI IC
abstract
A novel testability architecture has been developed for a mixed-signal VLSIC which has a functional architecture consisting of a microprocessor core, RF transceiver, and two voltage regulators. It permits a decoupling of analog/RF, digital, and power systems for individual stimulation and analysis. Testing may be performed at the subsystem or block level, and traditional scan techniques are augmented to allow mixed static and dynamic test. This approach aids in identifying any detrimental interaction between individual subsystems by providing isolation between the circuit-under-test and idle circuits.
Erik A. McShane, Krishna Shenai, Leon Alkalai, E. Kolawa, Victor Boyadzhyan, Brent R. Blaes, Wai-Chi Fang
Great Lakes Symposium on VLSI2
1999 Monolithic Microprocessor and RF Transceiver in 0.25-micron FDSOI CMOS
abstract
A monolithic RFIC in 0.25-micron fully-depleted SOI CMOS has been designed consisting of a microcoded 8-bit 33-MHz microprocessor, a 400-MHz 8-bit ASK-modulated RF transceiver and two integrated dc-dc voltage converters for power management. This architecture exploits a low-power (sub 2-V) digital process for mixed-signal VLSI in a die size measuring 2.2 mm/spl times/2.2 mm.
Erik A. McShane, Krishna Shenai, Leon Alkalai, E. Kolawa, Victor Boyadzhyan, Brent R. Blaes, Wai-Chi Fang
Great Lakes Symposium on VLSI2