Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Pratyush Sahu

dblp:408/8703 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2025
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021Software engineering, systems software and programming languages · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Programming languages and type systems · 33% Program verification · 33% Program synthesis and code generation · 33%
Artificial intelligence
1 paper
Language models and text generation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Program synthesis and code generation
code generation with language models
0.912025
Neurosymbolic Modular Refinement Type Inference · ICSE 2025
Programming languages and type systems › type systems
refinement types
0.912025
Neurosymbolic Modular Refinement Type Inference · ICSE 2025
Program verification › type-based verification
refinement type inference
0.912025
Neurosymbolic Modular Refinement Type Inference · ICSE 2025
Natural language and speech › Language models and text generation
large language model
0.312025
Neurosymbolic Modular Refinement Type Inference · ICSE 2025

Methods — techniques the papers use, named apart from their topics

neuro-symbolic reasoning · 1.7large language model · 1.7fine-tuning · 1.7
YearPublicationVenuePosition
2025 Neurosymbolic Modular Refinement Type Inference
abstract
Refinement types, a type-based generalization of Floyd-Hoare logics, are an expressive and modular means of statically ensuring a wide variety of correctness, safety, and security properties of software. However, their expressiveness and modularity means that to use them, a developer must laboriously annotate all the functions in their code with potentially complex type specifications that specify the contract for that function. We present LHC, a neurosymbolic agent that uses LLMs to automatically generate refinement type annotations for all the functions in an entire package or module, using the refinement type checker LiquidHaskell as an oracle to verify the correctness of the generated specifications. We curate a dataset of three Haskell packages where refinement types are used to enforce a variety of correctness properties from data structure invariants to low-level memory safety and use this dataset to evaluate LHC. Previously these packages required expert users several days to weeks to annotate with refinement types. Our evaluation shows that even when using relatively smaller models like the 3 billion parameter StarCoder LLM, by using fine-tuning and carefully chosen contexts, our neurosymbolic agent generates refinement types for up to 94% of the functions across entire libraries automatically in just a few hours, thereby showing that LLMs can drastically shrink the human effort needed to use formal verification.
Georgios Sakkas, Pratyush Sahu, Kyeling Ong, Ranjit Jhala
ICSE2
2025 Modeling the Interactions between Core Allocation and Overload Control in μs-Scale Network Stacks
abstract
Modern datacenter operators aim to maximize the utilization of limited and expensive resources, especially CPU cores. Achieving such an objective requires fast and accurate core scheduling policies. Meanwhile, operating at high utilization requires the employment of overload controllers that shed excess load beyond the allocated capacity. Currently, no analytical techniques exist to study the interactions between these controllers. In this paper, we use performance verification to establish bounds on the throughput and latency achieved by a server that employs state-of-the-art fine-grained core allocation and overload control mechanisms. Our model enables system performance analysis under a wide range of workload and system configurations (e.g., RTT, load, and burstiness). We show that worst-case throughput and latency degrade by $1.8 \times$ and $2.3 \times$, respectively, under high load and burstiness due to the interactions between overload control and fast core allocation. We validate our findings using simulations that demonstrate the plausibility of the identified worst-case behavior under realistic conditions.
Jehad Hussien, Pratyush Sahu, Eric Stuhr, Ahmed Saeed 0001
MASCOTS2