Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Michael S. Shur

dblp:52/288 · DBLP profile ↗
← Back
7ranked-venue papers
3as first author
0since 2021 · last 2020
0000-0003-0976-6232ORCID · verified

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 3 · 2 first-authorArtificial intelligence and machine learning · 2 · 1 first-authorDatabases, data management, data science and information retrieval · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
4 papers
Integrated circuit design · 48% Energy-efficient computing · 44% Electronic design automation · 8%

Topics — the 8 heaviest of 10, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
optoelectronic devices
0.112005
Solid-State Lighting: Toward Superior Illumination · Proc. IEEE 2005
Energy-efficient computing
solid-state lighting
0.112005
Solid-State Lighting: Toward Superior Illumination · Proc. IEEE 2005
Electronic design automation
semiconductor manufacturing
0.011991
Thin film deposition and microelectronic and optoelectronic device fabrication and characterization in monocrystalline alpha and beta silicon carbide · Proc. IEEE 1991
Electronic design automation
circuit simulation
0.021986
Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1986
Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1986
Integrated circuit design
analog and mixed-signal circuits
0.011986
Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1986
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.011986
Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1986
Integrated circuit design
digital circuit design
0.011986
Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1986
Integrated circuit design
high-temperature electronics
0.011991
Thin film deposition and microelectronic and optoelectronic device fabrication and characterization in monocrystalline alpha and beta silicon carbide · Proc. IEEE 1991

Methods — techniques the papers use, named apart from their topics

phosphor conversion · 0.1multichip LED design · 0.1thin-film deposition · 0.0impurity doping · 0.0dry etching · 0.0velocity saturation model · 0.0circuit simulation · 0.0charge control model · 0.0analytical modeling · 0.0SPICE simulation · 0.0
YearPublicationVenuePosition
2020 Describing and Predicting COVID19 Evolution Using Pandemic Equation
abstract
The COVID-19 pandemic evolution is accurately described by the new Pandemic Equation, which is the generalized rate equation describing the pandemic curve flattening and accounting for the mitigation measures, such as the introduction or removal of the quarantine, and for the effect of vaccination or drugs, when and if introduced. The Pandemic Equation model allows for an easy parameter extraction amenable to training Artificial Intelligence model for the automatic parameter extraction. The predictive capabilities of the Pandemic Equation are based on the parameter ranges extracted from multiple localities with well advanced pandemic evolution correlated with the mitigation measures.
Michael S. Shur
IEEE BigData1
2009 Terahertz sensing technology
abstract
Sensing applications of THz technology include applications for space exploration, detection of concealed objects, explosive identification, and THz cancer detection. This paper will review these and other emerging applications and existing and potential THz sources and detectors, including photonic and electronic THz devices, such as plasmonic field effect transistors capable of detecting and emitting THz radiation. Plasma wave electronics devices demonstrated THz detection using GaAs-based and GaN-based HEMTs, Si MOS, SOI, and FINFETs and FET arrays. This technology has potential to become a dominant THz electronics technology.
Michael S. Shur
ACM Great Lakes Symposium on VLSI1
2005 Solid-State Lighting: Toward Superior Illumination
abstract
Solid-state lighting technology is now emerging as a cost-competitive,energy-efficient alternative to conventional electrical lighting. We review the history of lighting, discuss the benefits and challenges of the solid-state lighting technologies, and compare two approaches for generating white light from solid-state sources based on phosphor LEDs (which could be considered as solid-state replacement of fluorescent tubes) and multichip LED lamps,which offer many advantages, such as chromaticity control, better light quality,and higher efficiency.
Michael S. Shur, Arturas Zukauskas
Proc. IEEE1
2000 Flexible semiconductor films for sensitive skin
abstract
Recently, the artificial "sensitive skin" concept, which incorporates intelligent, flexible large area sensor arrays along with software and data processing capabilities, has been proposed. In this paper, we report on fabrication, characterization and properties of polycrystalline semiconductor and metal films and thin-film structures chemically deposited on large area flexible substrates at low temperatures (close to room temperature). This technology will find applications for the development of the "sensitive skin". Examples are discussed using CdSe and Cu/sub x/S films.
J. Sinius, Remis Gaska, Michael S. Shur
IROS3
1991 Thin film deposition and microelectronic and optoelectronic device fabrication and characterization in monocrystalline alpha and beta silicon carbide
abstract
The deposition of silicon carbide thin films and the associated technologies of impurity incorporation, etching, surface chemistry, and electrical contacts for fabrication of solid-state devices capable of operation at temperatures to 925 K are addressed. The results of several research programs in the United States, Japan and the Soviet Union, and the remaining challenges related to the development of silicon carbide for microelectronics are presented and discussed. It is concluded that the combination of alpha -SiC on alpha -SiC appears especially viable for device fabrication. In addition, considerable progress in the understanding of the surface science, ohmic and Schottky contacts, and dry etching have recently been made. The combination of these advances has allowed continual improvement in Schottky diode p-n junction, MESFET, MOSFET, HBT, and LED devices.>
Robert F. Davis, Galina Kelner, Michael S. Shur, John Palmour, John A. Edmond
Proc. IEEE3
1986 Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits
abstract
A new (AlGa)As/GaAs MODFET integrated circuit simulator is described. Our simulator is a customized version of SPICE incorporating the extended charge control model for MODFET's and the velocity saturation model for ungated FET's used as the load devices. Comparison of our simulator results with the measured data show good agreement for both dc and transient responses. We also propose a set of analytically derived design guidelines for MODFET inverter stages. Design parameters such as the optimum ratio of driver to load saturation currents, noise margins and switching delays can be readily related to the device process parameters. Our simulation results indicate that the inverter speed increases with increasing driver threshold voltages but there is an optimum threshold voltage, of approximately 0.4 V for our devices, which provide the highest noise margin.
Choong H. Hyun, Michael S. Shur, Nicholas C. Cirillo Jr.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
1986 Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic
abstract
Parameters of a DCFL inverter, such as propagation delay, inverter gain, switching voltage, output voltage levels and noise margins, are related (in an analytical form) to the parameters of the switching transistor and load transistor, such as the load saturation current, the switching transistor threshold voltage, the load and switching transistor output conductances, etc., and to the gate fan-in and fan-out. The results demonstrate tradeoffs between the noise margins, propagation delay and power consumption and are in reasonable agreement with experimental data for GaAs self-aligned inverters and with the results of circuit simulation of DCFL inverters and ring oscillators.
Andrzej Peczalski, Michael S. Shur, Choong H. Hyun, Kang W. Lee, Tho Truong Vu
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2