Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jean-Michel Karam

dblp:54/4595 · DBLP profile ↗
← Back
5ranked-venue papers
2as first author
0since 2021 · last 1998
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 77% Integrated circuit design · 23%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › microelectromechanical systems
micromachining
0.011997
CAD and Foundries for Microsystems · DAC 1997
YearPublicationVenuePosition
1998 Failure mechanisms and fault classes for CMOS-compatible microelectromechanical systems
abstract
Silicon-compatible micromachining provides a low cost monolithic solution for the integration of microelectromechanical systems (MEMS). In the last years, CMP (the French MultiProject Wafer Service) has made available technological solutions for the fabrication of CMOS-compatible MEMS. Numerous monolithic devices have been fabricated using this service. The inspection of failed devices has allowed the identification of the most typical failure mechanisms and design errors for this type of MEMS. This valuable information, together with a detailed analysis of the fabrication processes, is used in this paper to provide a classification of faults in silicon-compatible MEMS which can later be used for fault simulation and testing.
A. Castillejo, D. Veychard, Salvador Mir, Jean-Michel Karam, Bernard Courtois
ITC4
1998 Testing MEMS
Jean-Michel Karam, Marcelo Lubaszewski, R. D. (Shawn) Blanton, Andrew Richardson 0001
VTS1
1998 Thermal Monitoring of Self-Checking Systems
Vladimír Székely, Márta Rencz, Jean-Michel Karam, Marcelo Lubaszewski, Bernard Courtois
J. Electron. Test.3
1997 CAD and Foundries for Microsystems
abstract
Besides foundry facilities, Computer-Aided Design (CAD) tools are also required to move microsystems from research prototypes to an industrial market. Currently available CAD tools need extensions before they can be used for the automated design of micromachined devices. This paper presents a low cost access to microsystem technology (MST), applied by the CMP service, and based on the use of existing microelectronics production lines, with additional post-processing for microsystem specific 2D and 3D structures, and a global CAD approach for the design and simulation of microsystems applied to currently available commercial CAD tools, e.g. Mentor Framework, in order t o ensure a continuous flow from the design to the manufacturing.
Jean-Michel Karam, Bernard Courtois, Hicham Boutamine, Paul Drake, András Poppe, Vladimír Székely, Márta Rencz, Klaus Hofmann, Manfred Glesner
DAC1
1996 Thermal Monitoring Of Safety-Critical Integrated Systems
abstract
On-line temperature monitoring of safety-critical ICs and systems becomes more and more crucial because of downsizing of integrated circuits and of increased density due to advanced packaging. To prevent erroneous operation, temperature sensors should be placed on the critical spots, the outputs of which should be read by means of boundary scanned architectures or modified boundary scanned architectures in case of on-line monitoring.
Vladimír Székely, Márta Rencz, Jean-Michel Karam, Marcelo Lubaszewski, Bernard Courtois
Asian Test Symposium3