Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

John Lakos

dblp:56/1626 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1997
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › VLSI layout
layout retargeting
0.011997
Technology Retargeting for IC Layout · DAC 1997
Electronic design automation
physical design
0.011997
Technology Retargeting for IC Layout · DAC 1997

Methods — techniques the papers use, named apart from their topics

parameterized circuit objects · 0.0layout generator technology · 0.0
YearPublicationVenuePosition
1997 Technology Retargeting for IC Layout
abstract
The ability to recognize polygon-based layout as a collection ofobjects representing circuit elements connected by path-based wires,enables existing designs implemented using an older fabricationprocess to be reimplanted quickly in a new process.The approachtaken here, based on layout generator technology, is to create acollection of parameterized circuit objects that, with appropriatearguments, are able to represent the devices (e.g., transistors,contacts) implicitly described in the flattened design.Therecognition engine is fully programmable, is independent of anyparticular technology or device set, and is not restricted to manhattanor even octilinear geometries.In this paper, we describe a novelthree-phase approach to object recognition: device recognition, exactwire recognition, and wire synthesis.We believe exact wire recognitionto be entirely new and cover it in detail.Experimental resultsdemonstrate the effectiveness of the algorithms on actual layout.
John Lakos
DAC1