Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from SIGIR 2026 / reviewers in the wild / expert

Johan Van Ginderdeuren

dblp:58/1961 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1995
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › hardware verification
complex system verification		 0.011994
Panel: Complex System Verification: The Challenge Ahead · DAC 1994
Electronic design automation › hardware verification and test
hardware verification		 0.011994
Panel: Complex System Verification: The Challenge Ahead · DAC 1994
YearPublicationVenuePosition
1995 Rapid prototyping of DSP systems: requirements and solutions
abstract
A user friendly environment for the fast prototyping of audio bandwidth digital signal processing (DSP) applications and application specific ICs (ASICs) based on reusable hardware components such as FPGAs, microcontrollers, RAMs, DSP-cores, general DSP processors are presented. The paper describes the different target application domains which have been used as drivers for the development of the emulation environment. It describes the approach followed and solutions for real-time emulation of DSP applications. Both the hardware and software aspects are discussed. It summarizes the requirements which have been met by the above system, and gives some ideas on further work to be performed. This development is the result of the ESPRIT project RETIDES (Real Time DSP Emulation System) sponsored by the European Commission.
Stefaan Note, Piet van Lierop, Johan Van Ginderdeuren
 RSP3
1994 Panel: Complex System Verification: The Challenge Ahead
abstract
No abstract available.
Ronald Collett, Mike Gianfagna, Michel Courtoy, Martin Baynes, Johan Van Ginderdeuren, Kenneth L. McMillan, Stephen Ricca, Alberto L. Sangiovanni-Vincentelli, Steve Sapiro, Naeem Zafar
 DAC5