Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Alain Raynaud

dblp:59/4789 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1996
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 91% Parallel and multicore computing · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
cache coherence
0.011996
Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors · HPCA 1996
Memory systems › cache coherence
directory-based coherence
0.011996
Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors · HPCA 1996
Memory systems › cache coherence
write-update protocol
0.011996
Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors · HPCA 1996
Parallel and multicore computing › multiprocessor system
shared-memory multiprocessor
0.011996
Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors · HPCA 1996
YearPublicationVenuePosition
1996 Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors
abstract
While update protocols generally induce lower miss rates than invalidate protocols, they tend to generate much traffic. This is one of the reasons why they are considered less cost-effectively scalable than invalidate protocols and, as a result, are avoided in most existing designs of scalable shared-memory multiprocessors. However, given the increasing relative cost of cache misses, update protocols are becoming more worthy of exploration. In this paper, we present a model of sharing that is key to investigating the performance of optimized update protocols: the update distance model. The model gives insight into the update patterns that optimized protocols need to handle. Using this model, we design a new family of protocols that we call distance-adaptive protocols. In these schemes, the directory records the update patterns observed and then uses them to selectively send updates and invalidations to processors. As a result, traffic and miss rates are kept low. We present an implementation of these protocols based on a dynamic pointer scheme. A performance comparison between one of these protocols and efficient invalidate and delayed competitive-update protocols over five applications shows that the new protocol decreases the execution time by an average of 15% and 10% respectively.
Alain Raynaud, Zheng Zhang 0001, Josep Torrellas
HPCA1