Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chris S. Gathercole

dblp:61/4883 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 75% Integrated circuit design · 25%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits
0.012003
Modeling nonlinear dynamics in analog circuits via root localization · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003
Electronic design automation › circuit modeling
analog circuit modeling
0.012003
Modeling nonlinear dynamics in analog circuits via root localization · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003
Electronic design automation
circuit analysis
0.012003
Modeling nonlinear dynamics in analog circuits via root localization · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003
Electronic design automation › circuit analysis › analog circuit analysis
pole-zero analysis
0.012003
Modeling nonlinear dynamics in analog circuits via root localization · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003

Methods — techniques the papers use, named apart from their topics

root localization algorithm · 0.0
YearPublicationVenuePosition
2003 Modeling nonlinear dynamics in analog circuits via root localization
abstract
An algorithm for determining when electrical circuit poles and zeros (i.e., roots) are topologically localized to a node or coupled-pair of nodes is described. Discovering this relationship provides insight to designers for circuit optimization, and is a basis upon which nonlinear dynamic behavioral models can be built. This root localization algorithm, the main contribution of this paper, facilitates the creation of models that more accurately reflect the distinctive behavior of a circuit. This is accomplished by identifying when poles and zeros can be modeled as localized effects whose values change with circuit operating conditions. The underlying modeling approach is described to provide a context for this research. The algorithm is illustrated through several examples.
Chris S. Gathercole, H. Alan Mantooth
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2