Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from SIGIR 2026 / reviewers in the wild / expert

Jacques Wenin

dblp:77/5257 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1998
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-authorComputer networks · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
hardware verification		 0.011989
Rule-based VLSI Verification System Constrained by Layout Parasitics · DAC 1989
Electronic design automation
layout parasitics		 0.011989
Rule-based VLSI Verification System Constrained by Layout Parasitics · DAC 1989
Electronic design automation › physical design
parasitic extraction		 0.011989
Rule-based VLSI Verification System Constrained by Layout Parasitics · DAC 1989

Methods — techniques the papers use, named apart from their topics

formal verification · 0.0
YearPublicationVenuePosition
1998 Wireless telecom silicon integration: analog design for radio, baseband and speech spectrum
Jan Sevenhans, Didier Haspeslagh, Jacques Wenin
 Wirel. Networks3
1989 Rule-based VLSI Verification System Constrained by Layout Parasitics
abstract
This paper addresses a rule-based method for VLSI design review, constrained by parasitics. Using the new ideas discussed in this paper, extraction from layout is not limited anymore to conventional electrical data, but additionally allows modelling of functional and timing behaviour. An extendable rule based validation algorithm operates on extracted models, decorated with parasitic effects, to formally prove most aspects of design correctness.
Jacques Wenin, Johan Verhasselt, Marc Van Camp, Jean Leonard, Pierre Guebels
 DAC1