Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chih-Chun Lee

dblp:83/6163 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
0since 2021 · last 2011
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-authorSoftware engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › logic synthesis
boolean function representation
0.112010
To SAT or Not to SAT: Scalable Exploration of Functional Dependency · IEEE Trans. Computers 2010
Electronic design automation › hardware verification and test
formal verification
0.112010
To SAT or Not to SAT: Scalable Exploration of Functional Dependency · IEEE Trans. Computers 2010
Electronic design automation › hardware verification and test
hardware verification
0.112010
To SAT or Not to SAT: Scalable Exploration of Functional Dependency · IEEE Trans. Computers 2010
Electronic design automation
logic synthesis
0.112010
To SAT or Not to SAT: Scalable Exploration of Functional Dependency · IEEE Trans. Computers 2010

Methods — techniques the papers use, named apart from their topics

craig interpolation · 0.1binary decision diagram · 0.1SAT solving · 0.1
YearPublicationVenuePosition
2011 Energy-Aware Task Consolidation Technique for Cloud Computing
abstract
Task consolidation is a way of maximizing cloud computing resource, which brings many benefits such as better use of resources, rationalization of maintenance, IT service customization, QoS and reliable services, etc. However, maximizing resource utilization does not mean efficient energy usage. Many literature show that energy consumption and resource utilization in clouds are highly coupled. Some research works aim to decrease resource utilization for saving energy while some try to find the balance between resource utilization and energy consumption. In this paper, an energy-aware task consolidation (ETC) technique is presented aims to optimize energy consumption of virtual clusters in cloud data center. Conforming most cloud systems, a 70% principle of CPU utilization is proposed to manage task consolidation among virtual clusters. The simulation results show that ETC can significantly reduce power consumption in managing task consolidation for cloud systems. Up to 17% improvement as compare to a recent work in [10] that aims to maximize resource utilization can be obtained.
Ching-Hsien Hsu, Shih-Chang Chen, Chih-Chun Lee, Hsi-Ya Chang, Kuan-Chou Lai, Kuanching Li, Chunming Rong
CloudCom3
2010 To SAT or Not to SAT: Scalable Exploration of Functional Dependency
abstract
Functional dependency is concerned with rewriting a Boolean function f as a function h over a set of base functions {g1,¿,gn}, i.e., f = h(g1,¿,gn). It plays an important role in many aspects of electronic design automation (EDA). Prior approaches to the exploration of functional dependency are based on binary decision diagrams (BDDs), which may not be easily scalable to large designs. This paper formulates both single-output and multiple-output functional dependencies as satisfiability (SAT) solving and exploits extensively the capability of a modern SAT solver. Thereby, functional dependency can be detected effectively through incremental SAT solving, and the dependency function h, if it exists, is obtained through Craig interpolation. The proposed method enables (1) scalable detection of functional dependency, (2) fast enumeration of dependency function under a large set of candidate base functions, and (3) potential application to large-scale logic synthesis and formal verification. Experimental results show that the proposed method is far superior to prior work and scales well in dealing with the largest ISCAS and ITC benchmark circuits with up to 200 K gates.
Jie-Hong Roland Jiang, Chih-Chun Lee, Alan Mishchenko, Chung-Yang Huang
IEEE Trans. Computers2
2007 QuteSAT: a robust circuit-based SAT solver for complex circuit structure
Chi-An Wu, Ting-Hao Lin, Chih-Chun Lee, Chung-Yang Huang
DATE3
2007 Scalable exploration of functional dependency by interpolation and incremental SAT solving
abstract
Functional dependency is concerned with rewriting a Boolean function f as a function h over a set of base functions {g1, ..., gn), i.e. f = h(g1, ..., gn). It plays an important role in many aspects of electronic design automation (EDA), ranging from logic synthesis to formal verification. Prior approaches to the exploration of functional dependency are based on binary decision diagrams (BDDs), which may not be easily scalable to large designs. This paper proposes a novel reformulation that extensively exploits the capability of modern satisfiability (SAT) solvers. Thereby, functional dependency is detected effectively through incremental SAT solving, and the dependency function h, if it exists, is obtained through Craig interpolation. The main strengths of the proposed approach include: (1) fast detection of functional dependency with modest memory consumption and thus scalable to large designs, (2) a full capacity to handle a large set of base functions and thus discovering dependency whenever exists, and (3) potential application to large-scale logic optimization and verification reduction. Experimental results show the proposed method is far superior to prior work and scales well in dealing with the largest ISCAS89 and ITC99 benchmark circuits with up to 200 K gates.
Chih-Chun Lee, Jie-Hong Roland Jiang, Chung-Yang Huang, Alan Mishchenko
ICCAD1