Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hiroshi Nishikawa

dblp:51/6598 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 2006
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-authorHuman-computer interaction and ubiquitous computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Human-computer interaction and pervasive computing
1 paper
Ubiquitous computing and smart environments · 100%
Software engineering, system software, and programming languages
1 paper
Software testing · 100%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Software testing
simulation-based testing
0.012006
UbiREAL: Realistic Smartspace Simulator for Systematic Testing · UbiComp 2006
YearPublicationVenuePosition
2006 UbiREAL: Realistic Smartspace Simulator for Systematic Testing
Hiroshi Nishikawa, Shinya Yamamoto, Morihiko Tamai, Kouji Nishigaki, Tomoya Kitani, Naoki Shibata, Keiichi Yasumoto, Minoru Ito
UbiComp1
1993 A General Architecture for Load Balancing in a Distributed-Memory Environment
abstract
The goal of load balancing is to assign to each node a number of tasks proportional to its performance. On distributed-memory machines, it is important to take data dependencies into account when distributing tasks, since they have a big impact on the communication requirements of the distributed application. The authors present a load balancing architecture that can deal with applications with heterogeneous tasks. The idea is to provide a set of load balancers that are effective for different types of homogeneous tasks, and to allow users to combine these load balancers for applications with heterogeneous tasks. This architecture was implemented on the Nectar multicomputer and performance results are presented for several applications with homogeneous and heterogeneous tasks.>
Hiroshi Nishikawa, Peter Steenkiste
ICDCS1
1990 Grain Size Oriented Pipeline Machine - GRAPE
Hiroshi Nishikawa, Kazuo Sakushima, Takashi Hamada, Motohiro Misawa, Katsura Kawakami
ICPP (1)1