Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Keith S. Vallerio

dblp:90/5191 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2006
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Computer networks · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Human-computer interaction and pervasive computing
1 paper
User interface design and tools · 50% Ubiquitous computing and smart environments · 50%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Energy-efficient computing · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
User interface design and tools
graphical user interface
0.112006
Energy-Efficient Graphical User Interface Design · IEEE Trans. Mob. Comput. 2006
Ubiquitous computing and smart environments
mobile computing
0.112006
Energy-Efficient Graphical User Interface Design · IEEE Trans. Mob. Comput. 2006
Energy-efficient computing
energy-efficient software
0.112006
Energy-Efficient Graphical User Interface Design · IEEE Trans. Mob. Comput. 2006
Energy-efficient computing
power management
0.012006
Energy-Efficient Graphical User Interface Design · IEEE Trans. Mob. Comput. 2006

Methods — techniques the papers use, named apart from their topics

benchmarking · 0.1
YearPublicationVenuePosition
2006 Energy-Efficient Graphical User Interface Design
abstract
Mobile computers, such as cell phones and personal digital assistants (PDAs), have dramatically increased in sophistication. At the same time, the desire of consumers for portability limits batters size. As a result, many researchers have targeted hardware and software energy optimization. However, most of these techniques focus on compute-intensive applications rather than interactive applications, which are dominant in mobile computers. These systems frequently use graphical user interfaces (GUIs) to handle human-computer interaction. This paper is the first to explore how GUIs can be designed to improve system energy efficiency. We investigate how GUI design approaches should be changed to improve system. Energy efficiency and provide specific suggestions to mobile computer designers to enable them to develop more energy-efficient systems. We demonstrate that energy-efficient GUI (E/sup 2/GUI) design techniques can improve the average system energy of three benchmarks (text-viewer, personnel viewer, and calculator) by 26.9, 45.2, and 16.4 percent, respectively. Average performance is simultaneously improved by 23.7, 34.6, and 19.3 percent, respectively.
Keith S. Vallerio, Lin Zhong 0001, Niraj K. Jha
IEEE Trans. Mob. Comput.1
2003 A comprehensive high-level synthesis system for control-flow intensive behaviors
abstract
In this paper, we describe a comprehensive high-level synthesis system for control-flow intensive as well as data-dominated behaviors. We propose a new control-data flow graph model to preserve the parallelism inherent in the application, as well as to facilitate high-level synthesis. Our algorithm, which is based on an iterative improvement strategy, performs clock selection, scheduling, module selection, resource allocation and assignment simultaneously to fully derive the benefits of design space exploration at the behavior level. The system can be used to optimize area, power or energy, by selecting the cost function accordingly. Experimental results show that for energy-optimized designs, energy is reduced by up to 79.4% (an average of 42.2%), with an average of 24.8% area overhead, compared to area-optimized designs. For power-optimized designs, power is reduced by up to 70.8% (an average of 56.7%), with an average of 25.2% area overhead, compared to area-optimized designs. No Vdd scaling is performed to obtain the above results.
Tat Kee Tan, Jiong Luo, Yunsi Fei, Keith S. Vallerio, Lin Zhong 0001, Anand Raghunathan, Niraj K. Jha
ACM Great Lakes Symposium on VLSI6