Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Randy B. Osborne

dblp:00/2972 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1986
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 25% Parallel and multicore computing · 25% Processor architecture and microarchitecture · 25%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › clustered architecture
cluster-based multiprocessor
0.011986
Concert: Design of a Multiprocessor Development System · ISCA 1986
Interconnection networks and networks-on-chip
multiprocessor interconnection
0.011986
Concert: Design of a Multiprocessor Development System · ISCA 1986
Parallel and multicore computing › multiprocessor system
shared-memory multiprocessor
0.011986
Concert: Design of a Multiprocessor Development System · ISCA 1986

Methods — techniques the papers use, named apart from their topics

simulation · 0.0
YearPublicationVenuePosition
1986 Concert: Design of a Multiprocessor Development System
abstract
Concert is a shared-memory multiprocessor testbed intended to facilitate experimentation with parallel programs and programming languages. It consists of up to eight clusters, with 4-8 processors in each cluster. The processors in each cluster communicate using a shared bus, but each processor also has a private path to some memory. The novel feature of Concert is the RingBus , a segmented bus in the shape of a ring that permits communication between clusters at relatively low cost. Efficient arbitration among requests to use the RingBus is a major challenge, which is met by a novel hardware organization, the criss-cross arbiter . Simulation of the Concert RingBus and arbiter show their performance to lie between that of a crossbar switch and a simple shared intercluster bus.
Robert H. Halstead Jr., Thomas L. Anderson, Randy B. Osborne, Thomas L. Sterling
ISCA3