Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ben B. Barnes

dblp:01/2692 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1968
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 33% Emerging computing paradigms · 33% Processor architecture and microarchitecture · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › analog and mixed-signal circuits
analog circuit design
0.011968
R68-26 Some Techniques for Accuracy Improvement in Analog Computation · IEEE Trans. Computers 1968
Emerging computing paradigms
analog computing
0.011968
R68-26 Some Techniques for Accuracy Improvement in Analog Computation · IEEE Trans. Computers 1968
Processor architecture and microarchitecture › computer arithmetic
function generation
0.011968
R68-26 Some Techniques for Accuracy Improvement in Analog Computation · IEEE Trans. Computers 1968

Methods — techniques the papers use, named apart from their topics

scaling techniques · 0.0
YearPublicationVenuePosition
1968 R68-26 Some Techniques for Accuracy Improvement in Analog Computation
abstract
Howe has included a variety of valuable information in this paper, the unifying thread being the improvement of precision in analog devices, a topic in which he has long been a leader and innovator. This paper describes 1) precise means of implementing with hardware nonlinear mathematical models involving function generation, multiplication, and division, and 2) techniques of scaling the mathematical model so as to obtain full benefit of the precision available in the analog devices. It is unfortunate that the details of this latest work are somewhat obscured by several errors in the published paper.
Ben B. Barnes
IEEE Trans. Computers1